Home > Fujitsu > Controller > Fujitsu Series 3 Manual

Fujitsu Series 3 Manual

Add to Favourites
    Download as PDF Print this page Share this page

    Have a look at the manual Fujitsu Series 3 Manual online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 86 Fujitsu manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    View all the pages
    Page
    of 1384
    Add page 341 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
 Anomalous frequency detection 
Figure 5-3  provides an example of anomal ous frequency  detection operation. 
Figure 5-3 Example anomalous frequency detection operation 
Main clock
Divided clock of  High-speed CR
Count-up cycle
 
1.  This function detects rising edges of the divided clock of high-speed CR. 
2.  After detecting edges, it counts up clocks using the main clock. 
3.  It keeps counting up until it detects the next rising edge of the divided clock of high-speed CR. 
4.  Let   be the count value with the main clock. 
Also let B denote the lower window value, and A the upper window value.  Compare the count value  
with those window values and if expression   
  B
    Add page 342 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
 Example anomalous frequenc y detection window setting 
The anomalous frequency detection counts up between edges of the divided clock of high-speed CR. The 
measurement interval is also affected by the accur acy of CR. When you configure the window register 
value, therefore, the CR accuracy mu st be considered for the value. 
For frequency accuracy of the CR oscilla tor, check the relevant data sheet. 
 Calculation method 
The count value range of anomalous frequency detectio n must be added the internal CR accuracy, then, the 
window register value is set. The count ra nge expression must be used as follows. 
1
Frequency of divided  clock of CR
x CR accuracy
1±100()
Frequency of 
main clock
xCount value =
 
The count value by main clock of frequency L [Hz] can be calculated using the divide-by-Y high-speed CR 
oscillator clock of ±Z% accuracy with frequency K [Hz]. 
Count value A (positive CR frequency accuracy) = 1/[ (K/Y) x (1 + Z/100)] x L 
Count value B (nega tive CR frequency accuracy) = 1/ [ (K/Y) x (1 - Z/100)] x L 
Those expressions lead the count value within  the range A to B added internal CR accuracy. 
Set the value smaller than count value A for the lower limit of the window, and larger than count value B 
for the upper limit. 
The window setting is determined by the value allo wed for frequency fluctuation of main oscillation 
defined by the user. 
  Example calculation 
The count value by main clock of frequency 4M [Hz] is calculated using the divide-by-1024 high-speed CR 
oscillator clock of ±5% accuracy with frequency 4M [Hz]. 
Count value A (positive CR frequency accuracy) 
 
Count value B (negativ e CR frequency accuracy) 
 
Those expressions yield the count value within the range 975 to 1078. If the window setting value is 5%, 
window value is as follows. 
Window lower limit = 975x0.95(-5%)    = 926.25   3.43MHz   
Window upper limit = 1078x1.05(+5%) = 1131.9   4.64MHz 
Thus, you can recognize that a main clock frequency out of the 3.4MHz to 4.6MHz range is anomalous. 
Ta b l e  5 - 1  provides an example of the window settings. 
1
x 5
1  +100( )
4x 106 
x 975
Count value A 
=
4x106
1024
1
x 5
1  -100( )
4x 106 1078
x
Count value B = 
4x106
1024
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
306 
MB9Axxx/MB9Bxxx  Series
    Add page 343 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
Table 5-1 Example window settings Divided clock of High-speed CR  Main 
crystal 
oscillation  High-speed 
CR error Count value 
including 
high-speed CR  error  Lower limit of 
window set  value  Upper limit of 
window set  value 
Divide-by-1024 
clocks of CR:4MHz  4MHz ±5% 
975 ( 3.61MHz) - 
1078 (  4.42MHz)  926  
(
  3.43MHz)  1131  
(
  4.64MHz) 
 
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
307 
MB9Axxx/MB9Bxxx  Series
    Add page 344 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6. Register list 
This section explains the register list of clock supervisor functions. 
 Register list 
Ta b l e  6 - 1  shows the register list. 
Table 6-1 Register list 
Abbreviation Register name See 
CVS_CTL CSV control register  6.1 
CVS_STR CSV status register  6.2 
FCSWH_CTL Frequency detection window setting register (Upper)  6.3 
FCSWL_CTL Frequency detection window setting register (Lower)  6.4 
FCSWD_CTL Frequency detection counter register  6.5 
 
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
308 
MB9Axxx/MB9Bxxx  Series
    Add page 345 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6.1.  CSV control register (CSV_CTL) 
The CSV_CTL register configures the control of CSV function. 
 Register configuration 
bit  15 14 13 12  11 10  9 8 
Field Reserved FCD Reserved FCSRE FCSDE
Attribute -  R/W - R/W R/W 
Initial value  1b0  3b111  2b00 1b0 1b0 
           
bit  7 6 5 4 3  2 1 0 
Field Reserved  SCSVE MCSVE
Attribute -  R/W R/W 
Initial value  6b000000 1b1 1b1 
 Register functions 
[bit 15] Reserved bit 
0b0 is read from these bits. 
Set these bits to 0b0 when writing. 
[bits 14:12] FCD: FCS count cycle setting bits 
bits 14:12  Description 
When 000 is written Setting disabled 
When 001 is written Setting disabled 
When 010 is written Setting disabled 
When 011 is written Setting disabled 
When 100 is written  Setting disabled 
When 101 is written  1/256 frequency of high-speed CR oscillation 
When 110 is written 1/512 frequency of high-speed CR oscillation 
When 111 is written 1/1024 frequency of high-speed CR oscillation [Initial value] 
When read The register value is read. 
 
[bits 11:10] Reserved bits  0b00 is read from these bits. 
Set these bits to 0b00 when writing. 
[bit 9] FCSRE: FCS reset output enable bit 
bit Description 
When 0 is written  The FCS reset is disabled [Initial value] 
When 1 is written  The FCS reset is enabled 
When read The register value is read. 
 
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
309 
MB9Axxx/MB9Bxxx  Series
    Add page 346 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
[bit 8] FCSDE: FCS function enable bit 
bit Description 
When 0 is written The FCS function is disabled [Initial value] 
When 1 is written  The FCS function is enabled. 
When read The register value is read. 
 
[bits 7:2] Reserved bits  0b000000 is read from these bits. 
Set these bits to 0b000000 when writing. 
[bit 1] SCSVE: Sub CSV function enable bit 
bit Description 
When 0 is written  The sub CSV function is disabled 
When 1 is written The sub CSV function is enabled. [Initial value] 
When read The register value is read. 
 
[bit 0] MCSVE: Main CSV function enable bit 
bit Description 
When 0 is written  The main CSV function is disabled 
When 1 is written The main CSV function is enabled. [Initial value] 
When read The register value is read. 
 
 
This  reg

ister is not initialized by software reset. 
  
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
310 
MB9Axxx/MB9Bxxx  Series
    Add page 347 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6.2.  CSV status register (CSV_STR) 
The CSV_STR register indicates the status of CSV function. 
 Register configuration 
bit  7 6 5 4 3  2 1 0 
Field Reserved  SCMF MCMF
Attribute -  R R 
Initial value  6b000000 1b0 1b0 
 Register functions 
[bits 7:2] Reserved bits 
0b000000 is read from these bits. 
Set these bits to 0b000000 when writing. 
[bit 1] SCMF : Sub clock failure detection flag 
bit Description 
When written  No effect 
When 0 is read  No sub clock failure has been detected. [Initial value] 
When 1 is read A sub clock failure has been detected. 
 
[bit 0] MCMF : Main clock failure detection flag 
bit Description 
When written  No effect 
When 0 is read  No main clock failure has been detected. [Initial value] 
When 1 is read A main clock failure has been detected. 
 
 
This register is cleared whe n

 being read. 
  
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
311 
MB9Axxx/MB9Bxxx  Series
    Add page 348 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6.3.  Frequency detection window setting register (Upper) (FCSWH_CTL) 
The FCSWH_CTL register configures the frequency detection window setting register 
(Upper). 
 Register configuration 
bit  15         0 
Field FWH 
Attribute R/W 
Initial value  160xFFFF 
 Register functions 
[bits 15:0] FWH: Frequency detection window setting bits (Upper) 
bits 15:0  Description 
When written Any value can be written to these bits. 
When read The register value is read. 
 
 
  Set a va l

ue larger than the value set in FCSWL_CTL (Frequency detection window setting register 
(Lower )

). 
   This register is not initialized by software reset. 
 
 
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
312 
MB9Axxx/MB9Bxxx  Series
    Add page 349 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6.4.  Frequency detection window setting register (Lower) (FCSWL_CTL) 
The FCSWL_CTL register configures the frequency detection window setting register (Lower). 
 Register configuration 
bit  15         0 
Field FWL 
Attribute R/W 
Initial value  160x0000 
 Register functions 
[bits 15:0] FWL: Frequency detection window setting bits (Lower) 
bits 15:0  Description 
When written Any value can be written to these bits. 
When read The register value is read. 
 
 
  Set a val u

e smaller than the value set in FCSWH_CTL (Frequency detection window setting register 
(Upper)). 
   Th is 

register is not initialized by software reset. 
  
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
313 
MB9Axxx/MB9Bxxx  Series
    Add page 350 to Favourites
    image text
    Enable zoom 
    							FUJITSU SEMICONDUCTOR LIMITED 
6.5.  Frequency detection counter register (FCSWD_CTL) 
The FCSWD_CTL register indicates the counter value of frequency detection using the main 
clock. 
 Register configuration 
bit  15         0 
Field FWD 
Attribute R 
Initial value  160x0000 
 Register functions 
[bits 15:0] FWD: Frequency detection count data 
bits 15:0  Description 
When written No effect 
When read The count value is read. 
 
 
  This  reg

ister retains the count value when detecting an error. 
   This regi ster is no

t initialized by software reset. 
 
 
CHAPTER  10: Clock  supervisor 
MN706-00002-1v0-E 
314 
MB9Axxx/MB9Bxxx  Series
    All Fujitsu manuals Comments (0)