Home > Fujitsu > Controller > Fujitsu Series 3 Manual

Fujitsu Series 3 Manual

Add to Favourites
    Download as PDF Print this page Share this page

    Have a look at the manual Fujitsu Series 3 Manual online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 86 Fujitsu manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    View all the pages
    Page
    of 1384
    Add page 1371 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
DDR8[B,H,W] 0x220 
---- ---- ---- ---- 0000 0000 0000 0000 
0x224 - 0x2FF - -  - - 
PDIR0[B,H,W] 0x300 
---- ---- ---- ---- 0000 0000 0000 0000 
PDIR1[B,H,W] 0x304 ---- ---- ---- ---- 0000 0000 0000 0000 
PDIR2[B,H,W] 0x308 
---- ---- ---- ---- 0000 0000 0000 0000 
PDIR3[B,H,W] 0x30C  ---- ---- ---- ---- 0000 0000 0000 0000 
PDIR4[B,H,W] 0x310 
---- ---- ---- ---- 0000 0000 0000 0000 
PDIR5[B,H,W] 0x314 ---- ---- ---- ---- 0000 0000 0000 0000 
PDIR6[B,H,W] 0x318 
---- ---- ---- ---- 0000 0000 0000 0000 
PDIR7[B,H,W] 0x31C  ---- ---- ---- ---- 0000 0000 0000 0000 
PDIR8[B,H,W] 0x320 ---- ---- ---- ---- 0000 0000 0000 0000 
0x324 - 0x3FF - -  - - 
PDOR0[B,H,W] 0x400 
---- ---- ---- ---- 0000 0000 0000 0000 
PDOR1[B,H,W] 0x404 ---- ---- ---- ---- 0000 0000 0000 0000 
PDOR2[B,H,W] 0x408 
---- ---- ---- ---- 0000 0000 0000 0000 
PDOR3[B,H,W] 0x40C  ---- ---- ---- ---- 0000 0000 0000 0000 
PDOR4[B,H,W] 0x410 
---- ---- ---- ---- 0000 0000 0000 0000 
PDOR5[B,H,W] 0x414 ---- ---- ---- ---- 0000 0000 0000 0000 
PDOR6[B,H,W] 0x418 
---- ---- ---- ---- 0000 0000 0000 0000 
PDOR7[B,H,W] 0x41C  ---- ---- ---- ---- 0000 0000 0000 0000 
PDOR8[B,H,W] 0x420 ---- ---- ---- ---- 0000 0000 0000 0000 
0x424 - 0x4FF - -  - - 
ADE[B,H,W] 0x500 
---- ---- ---- ---- 1111 1111 1111 1111 
0x504 - 0x57F - -  - - 
SPSR[B,H,W] 0x580 
---- ---- ---- ---- ---- ---- ---0 ---1 
0x584-0x5FF - - - - 
EPFR00[B,H,W] 0x600 
---- --00 ---- --11 ---- --0- ---- --00 
EPFR01[B,H,W] 0x604 
0000 0000 0000 0000 ---0 0000 0000 0000 
EPFR02[B,H,W] 0x608 0000 0000 0000 0000 ---0 0000 0000 0000 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1335 
MB9Axxx/MB9Bxxx  Series
    Add page 1372 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
0x60C * 
EPFR04[B,H,W] 0x610 
--00 0000 --00 00-- --00 0000 --00 00-- 
EPFR05[B,H,W] 0x614 
--00 0000 --00 00-- --00 0000 --00 00-- 
EPFR06[B,H,W] 0x618 0000 0000 0000 0000 0000 0000 0000 0000 
EPFR07[B,H,W] 0x61C  ---- 0000 0000 0000 0000 0000 0000 ---- 
EPFR08[B,H,W] 0x620 
---- 0000 0000 0000 0000 0000 0000 0000 
EPFR09[B,H,W] 0x624 0000 0000 0000 0000 0000 0000 0000 0000 
EPFR10[B,H,W] 0x628 
0000 0000 0000 0000 0000 0000 0000 0000 
0x62C - 0x7FF - -  - - 
0x800 * 
0x804 * 
0x808 - 0xFFF  - -  - - 
 
LVD Base_Address : 0x4003_5000 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
LVD_CTL[B,H,W]0x000 -  - - 
010000-- 
LVD_STR[B,H,W] 0x004 -  - - 
0------- 
LVD_CLR[B,H,W]0x008 -  - - 
1------- 
LVD_RLR[W] 0x00C  00000000 00000000 00000000 00000001 
LVD_STR2 0x010 -  - - 
01------ 
0x010 - 0xFFF  - -  - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1336 
MB9Axxx/MB9Bxxx  Series
    Add page 1373 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
USB Clock  Base_Address : 0x4003_6000 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
UCCR[B,H,W] 0x000 -  - - 
------00 
UPCR1[B,H,W] 0x004 -  - - 
------00 
UPCR2[B,H,W] 0x008 -  - - 
----000 
UPCR3[B,H,W] 0x00C -  - - 
---00000 
UPCR4[B,H,W] 0x010 -  - - 
---10111 
UP_STR[B,H,W] 0x014 -  - - 
-------0 
UPINT_ENR[B,H,W]0x018 -  - - 
-------0 
UPINT_CLR[B,H,W]0x01C -  - - 
-------0 
UPIN_STR[B,H,W]0x020 -  - - 
-------0 
0x024 - 0x02F  - -  - - 
USBEN[B,H,W] 0x030 -  - - 
-------0 
0x034 - 0xFFF  - -  - - 
 
CAN_Prescaler  Base_Address : 0x4003_7000 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
CANPRE[B,H,W] 0x000 -  - - 
----1011 
0x004 - 0xFFF  - -  - - 
 
MFS ch0  Base_Address : 0x4003_8000 
MFS ch1  Base_Address : 0x4003_8100 
MFS ch2  Base_Address : 0x4003_8200 
MFS ch3  Base_Address : 0x4003_8300 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
SCR/ 
IBCR[B,H,W]  SMR[B,H,W] 0x000 - 
- 
0--0000 000000-0 
ESCR/ SSR[B,H,W]  IBSR[B,H,W] 0x004 -  - 
0-00011 0000000 
RDR/TDR[H,W] 0x008 -  - 
-----0 00000000 
BGR1[B,H,W] BGR0[B,H,W] 0x00C -  - 
00000000 00000000 
ISMK[B,H,W] ISBA[B,H,W] 0x010 -  - 
-------- -------- 
0x014 - 0x0FF  - -  - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1337 
MB9Axxx/MB9Bxxx  Series
    Add page 1374 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
MFS ch4  Base_Address : 0x4003_8400 
MFS ch5  Base_Address : 0x4003_8500 
MFS ch6  Base_Address : 0x4003_8600 
MFS ch7  Base_Address : 0x4003_8700 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
SCR / 
IBCR[B,H,W]  SMR[B,H,W] 0x0000 - 
- 
0--0000 000000-0 
ESCR / SSR[B,H,W]  IBSR[B,H,W] 0x0004 -  - 
0-00011 0000000 
RDR/TDR[H,W] 0x0008 -  - 
-----0 00000000 
BGR1[B,H,W] BGR0[B,H,W] 0x000C -  - 
00000000 00000000 
ISMK[B,H,W] ISBA[B,H,W] 0x0010 -  - 
-------- -------- 
FCR1[B,H,W] FCR0[B,H,W] 0x0014 -  - 
---00100 -0000000 
FBYTE2[B,H,W] FBYTE1[B,H,W] 0x018 -  - 
00000000 00000000 
0x01C - 0x0FF  - -  - - 
 
CRC Base_Address : 0x4003_9000 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
CRCCR[B,H,W] 0x0000 -  - - 
-0000000 
CRCINIT[B,H,W] 0x0004 
11111111 11111111 11111111 11111111 
CRCIN[B,H,W] 0x0008 00000000 00000000 00000000 00000000 
CRCR[B,H,W] 0x000C  11111111 11111111 11111111 11111111 
0x010 - 0xFFF - -  - - 
 
Watch Counter  Base_Address : 0x4003_A000 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
WCCR[B,H,W] WCRL[B,H ,W] WCRD[B,H,W] 0x000 - 
00--0000 --000000 --000000 
0x004 - 0x00F - -  - - 
CLK_SEL[B,H,W] 0x010 -  - 
-----000 -------0 
CLK_EN[B,H,W] 0x014 -  - - 
------00 
0x018 - 0xFFF  - -  - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1338 
MB9Axxx/MB9Bxxx  Series
    Add page 1375 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
EXT-Bus I/F  Base_Address : 0x4003_F000 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
MODE0[W] 0x0000 
-------- -------- -------- -0000000 
MODE1[W] 0x0004 -------- -------- -------- -0000000 
MODE2[W] 0x0008 
-------- -------- -------- -0000000 
MODE3[W] 0x000C  -------- -------- -------- -0000000 
MODE4[W] 0x0010 -------- -------- -------- -0000000 
MODE5[W] 0x0014 
-------- -------- -------- -0000000 
MODE6[W] 0x0018 -------- -------- -------- -0000000 
MODE7[W] 0x001C  -------- -------- -------- -0000000 
TIM0[W] 0x0020 
00000101 01011111 11110000 00001111 
TIM1[W] 0x0024 00000101 01011111 11110000 00001111 
TIM2[W] 0x0028 00000101 01011111 11110000 00001111 
TIM3[W] 0x002C 
00000101 01011111 11110000 00001111 
TIM4[W] 0x0030 00000101 01011111 11110000 00001111 
TIM5[W] 0x0034 00000101 01011111 11110000 00001111 
TIM6[W] 0x0038 
00000101 01011111 11110000 00001111 
TIM7[W] 0x003C  00000101 01011111 11110000 00001111 
AREA0[W] 0x0040  -------- -0001111 -------- 00000000 
AREA1[W] 0x0044 
-------- -0001111 -------- 00010000 
AREA2[W] 0x0048 -------- -0001111 -------- 00100000 
AREA3[W] 0x004C  -------- -0001111 -------- 00110000 
AREA4[W] 0x0050 
-------- -0001111 -------- 01000000 
AREA5[W] 0x0054 -------- -0001111 -------- 01010000 
AREA6[W] 0x0058 -------- -0001111 -------- 01100000 
AREA7[W] 0x005C 
-------- -0001111 -------- 01110000 
0x0060 - 
0x0FFF  - - - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1339 
MB9Axxx/MB9Bxxx  Series
    Add page 1376 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
USB ch0  Base_Address : 0x4004_0000 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
HCNT1[B,H,W] HCNT0[B,H,W] 0x2100 -  - 
-----001 00000000 
HERR[B,H,W] HIRQ[B,H,W] 0x2104 -  - 
00000011 0-000000 
HFCOMP[B,H,W] HSTATE[B,H,W] 0x2108 -  - 
00000000 --010010 
HRTIMER(1/0)[B,H,W] 0x210C -  - 
00000000 00000000 
HADR[B,H,W] HRTIMER(2)[B,H,W]0x2110 -  - 
-0000000 -----00 
HEOF(1/0)[B,H,W] 0x2114 -  - 
--000000 00000000 
HFRAME(1/0)[B,H,W] 0x2118 -  - 
-----000 00000000 
HTOKEN[B,H,W] 0x211C -  - - 
00000000 
UDCC[B,H,W] 0x2120 -  - 
-------- 10100-00 
EP0C[H,W] 0x2124 -  - 
------0- -1000000 
EP1C[H,W] 0x2128 -  - 
01100001 00000000 
EP2C[H,W] 0x212C -  - 
0110000- -1000000 
EP3C[H,W] 0x2130 -  - 
0110000- -1000000 
EP4C[H,W] 0x2134 -  - 
0110000- -1000000 
EP5C[H,W] 0x2138 -  - 
0110000- -1000000 
TMSP[H,W] 0x213C -  - 
-----000 00000000 
UDCIE[B,H,W] UDCS[B,H,W] 0x2140 -  - 
--000000 --000000 
EP0IS[H,W] 0x2144 -  - 
10---1-- -------- 
EP0OS[H,W] 0x2148 -  - 
100--00- -XXXXXXX 
EP1S[H,W] 0x214C -  - 
100-000X XXXXXXXX 
EP2S[H,W] 0x2150 -  - 
100-000- -XXXXXXX 
EP3S[H,W] 0x2154 -  - 
100-000- -XXXXXXX 
EP4S[H,W] 0x2158 -  - 
100-000- -XXXXXXX 
EP5S[H,W] 0x215C -  - 
100-000- -XXXXXXX 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1340 
MB9Axxx/MB9Bxxx  Series
    Add page 1377 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
EP0DTH[B,H,W] EP0DTL[B,H,W] 0x2160 -  - 
XXXXXXXX XXXXXXXX 
EP1DTH[B,H,W] EP1DTL[B,H,W] 0x2164 -  - 
XXXXXXXX XXXXXXXX 
EP2DTH[B,H,W] EP2DTL[B,H,W] 0x2168 -  - 
XXXXXXXX XXXXXXXX 
EP3DTH[B,H,W] EP3DTL[B,H,W] 0x216C -  - 
XXXXXXXX XXXXXXXX 
EP4DTH[B,H,W] EP4DTL[B,H,W] 0x2170 -  - 
XXXXXXXX XXXXXXXX 
EP5DTH[B,H,W] EP5DTL[B,H,W] 0x2174 -  - 
XXXXXXXX XXXXXXXX 
0x2178 - 
0xFFFF  - - - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1341 
MB9Axxx/MB9Bxxx  Series
    Add page 1378 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
DMAC Base_Address : 0x4006_0000 
 
Base_Address 
Register 
+ Address +3  +2 +1 +0 
DMACR[B,H,W] 0x0000 
00-00000 -------- -------- -------- 
DMACA0[B,H,W] 0x0010 00000000 0---0000 00000000 00000000 
DMACB0[B,H,W] 0x0014 
--000000 00000000 00000000 --------0 
DMACSA0[B,H,W] 0x0018 00000000 00000000 00000000 00000000 
DMACDA0[B,H,W] 0x001C  00000000 00000000 00000000 00000000 
DMACA1[B,H,W] 0x0020 
00000000 0---0000 00000000 00000000 
DMACB1[B,H,W] 0x0024  --000000 00000000 00000000 --------0 
DMACSA1[B,H,W] 0x0028 00000000 00000000 00000000 00000000 
DMACDA1[B,H,W] 0x002C 
00000000 00000000 00000000 00000000 
DMACA2[B,H,W] 0x0030  00000000 0---0000 00000000 00000000 
DMACB2[B,H,W] 0x0034  --000000 00000000 00000000 --------0 
DMACSA2[B,H,W] 0x0038 
00000000 00000000 00000000 00000000 
DMACDA2[B,H,W] 0x003C  00000000 00000000 00000000 00000000 
DMACA3[B,H,W] 0x0040  00000000 0---0000 00000000 00000000 
DMACB3[B,H,W] 0x0044 
--000000 00000000 00000000 --------0 
DMACSA3[B,H,W] 0x0048 00000000 00000000 00000000 00000000 
DMACDA3[B,H,W] 0x004C  00000000 00000000 00000000 00000000 
DMACA4[B,H,W] 0x0050 
00000000 0---0000 00000000 00000000 
DMACB4[B,H,W] 0x0054  --000000 00000000 00000000 --------0 
DMACSA4[B,H,W] 0x0058 00000000 00000000 00000000 00000000 
DMACDA4[B,H,W] 0x005C 
00000000 00000000 00000000 00000000 
DMACA5[B,H,W] 0x0060  00000000 0---0000 00000000 00000000 
DMACB5[B,H,W] 0x0064  --000000 00000000 00000000 --------0 
DMACSA5[B,H,W] 0x0068 
00000000 00000000 00000000 00000000 
DMACDA5[B,H,W] 0x006C  00000000 00000000 00000000 00000000 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1342 
MB9Axxx/MB9Bxxx  Series
    Add page 1379 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
DMACA6[B,H,W] 0x0070 
00000000 0---0000 00000000 00000000 
DMACB6[B,H,W] 0x0074  --000000 00000000 00000000 --------0 
DMACSA6[B,H,W] 0x0078 
00000000 00000000 00000000 00000000 
DMACDA6[B,H,W] 0x007C  00000000 00000000 00000000 00000000 
DMACA7[B,H,W] 0x0080  00000000 0---0000 00000000 00000000 
DMACB7[B,H,W] 0x0084 
--000000 00000000 00000000 --------0 
DMACSA7[B,H,W] 0x0088 00000000 00000000 00000000 00000000 
DMACDA7[B,H,W] 0x008C  00000000 00000000 00000000 00000000 
0x0090 - 
0xFFFF  - - - - 
 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1343 
MB9Axxx/MB9Bxxx  Series
    Add page 1380 to Favourites
    image text
    Enable zoom 
    							 
1. Register Map 
 
CAN ch0  Base_Address : 0x4006_2000 
CAN ch1  Base_Address : 0x4006_3000 
 Base_Address 
Register 
+ Address +3  +2 +1 +0 
STATR[B,H,W] CTRLR[B,H,W] 0x0000 
-------- 00000000 -------- 000-0001 
BTR[B,H,W] ERRCNT[B,H,W] 0x0004 
-0100011 00000001 00000000 00000000 
TESTR[B,H,W] INTR[B,H,W] 0x0008  -------- X00000-- 00000000 00000000 
BRPER[B,H,W] 0x000C -  - 
-------- ----0000 
IF1CMSK[B,H,W] IF1CREQ[B,H,W] 0x0010 
-------- 00000000 0------- 00000001 
IF1MSK2[B,H,W] IF1MSK1[B,H,W] 0x0014 11-11111 11111111 11111111 11111111 
IF1ARB2[B,H,W] IF1ARB1[B,H,W] 0x0018 00000000 00000000  00000000 00000000 
IF1MCTR[B,H,W] 0x001C - - 
00000000 0---0000 
IF1DTA2[B,H,W] IF1DTA1[B,H,W] 0x0020 00000000 00000000  00000000 00000000 
IF1DTB2[B,H,W] IF1DTB1[B,H,W] 0x0024 
00000000 00000000  00000000 00000000 
0x0028 - 
0x002F  - 
- - - 
IF1DTA1[B,H,W] IF1DTA2[B,H,W] 0x0030 
00000000 00000000  00000000 00000000 
IF1DTB1[B,H,W] IF1DTB2[B,H,W] 0x0034 
00000000 00000000  00000000 00000000 
0x0038 - 
0x003F  - 
- - - 
IF2CMSK[B,H,W] IF2CREQ[B,H,W] 0x0040 
-------- 00000000 0------- 00000001 
IF2MSK2[B,H,W] IF2MSK1 0x0044 11-11111 11111111 11111111 11111111 
IF2ARB2[B,H,W] IF2ARB1[B,H,W] 0x0048 00000000 00000000  00000000 00000000 
IF2MCTR[B,H,W] 0x004C - - 
00000000 0---0000 
IF2DTA2[B,H,W] IF2DTA1[B,H,W] 0x0050 00000000 00000000  00000000 00000000 
IF2DTB2[B,H,W] IF2DTB1[B,H,W] 0x0054 
00000000 00000000  00000000 00000000 
0x0058 - 
0x005F  - 
- - - 
IF2DTA1[B,H,W] IF2DTA2[B,H,W] 0x0060 
00000000 00000000  00000000 00000000 
IF2DTB1[B,H,W] IF2DTB2[B,H,W] 0x0064 
00000000 00000000  00000000 00000000 
0x0068 - 
0x007F  - 
- - - 
FUJITSU SEMICONDUCTOR LIMITED 
APPENDIXES 
MN706-00002-1v0-E 
1344 
MB9Axxx/MB9Bxxx  Series
    All Fujitsu manuals Comments (0)