Fujitsu Series 3 Manual

FUJITSU SEMICONDUCTOR LIMITED 
5.16.  Interrupt Clear Register (INT_CLR) 
The INT_CLR clears interrupt causes. 
 Register configuration 
bit  7 6 5  4 3 2 1 0 
Field Reserved  FCSC Reserved PCSC  SCSC MCSC 
Initial value     1b0    1b0 1b0 1b0 
Attribute     W    W W W 
 Register functions 
[bit 7:6] RES: Reserved bits 
0b00 is read from these bits. 
Set these bits to 0b00 when writing. 
[bit 5] FCSC: Anomalous frequency detection interrupt cause clear bit 
Bit Description 
When 0 is  written  The FCS...

FUJITSU SEMICONDUCTOR LIMITED 
[bit 0] MCSC: Main oscillation stabilization completion interrupt cause clear bit   
Bit Description 
When 0 is 
written  The main oscillation stabilization completion interrupt cause is not affected by the 
written value. 
When 1 is 
written  Clears the main oscillation stabilization completion interrupt cause. 
When read 
The fixed value 0 is read. 
 
 
When t h

is register is cleared, the interrupt status bit of the INT_STR is als o
  cleared. 
 
 
CHAPTER  2-1: Clock...

FUJITSU SEMICONDUCTOR LIMITED 
6.  Clock Generation Unit Usage Precautions 
This section explains the precautions for using the clock generation unit. 
  The oscillation stabilization wait time of main and sub oscillators 
Because the stabilization wait time of main/sub os cillator depends on the oscillator type (crystal, 
ceramic, etc.), the wait time suitable for the oscillator type must be selected. 
   Changing the frequency division under stabilized PLL oscillation 
When the PLL frequency division...

 
6. Clock Generation Unit Usage Precautions 
 FUJITSU SEMICONDUCTOR LIMITED 
Chapter: Clock 
FUJITSU SEMICONDUCTOR CONFIDENTIAL  38 
   If the standby mode is released by an interrupt, the device restarts in the clock mode that indicated by the 
RCM bit in the SCM_CTL. 
 
   If any reset occurs other than software resets, the hi gh-speed CR clock (CLKHC) is set as a master clock. 
In addition, high-speed CR clock mode is set as clock mode. 
 
   If any reset other than software resets is executed,...

FUJITSU SEMICONDUCTOR LIMITED 
Chapter: High-Speed CR Trimming 
This chapter explains the High-Speed CR Trimming Function. 
 
1.
 High-Speed CR Trimming Function Overview 
2. High-Speed CR Trimming Function Configuration and Block Diagram 
3. High-Speed CR Trimming Function Operation 
4. High-Speed CR Trimming Function Setup Procedure Example 
5. High-Speed CR Trimming Function Register List 
6. High-Speed CR Trimming Function Usage Precautions 
   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
CODE:...

FUJITSU SEMICONDUCTOR LIMITED 
1.  High-Speed CR Trimming Function Overview 
This section explains frequency trimming function of the internal high-speed CR oscillator. 
The internal high-speed CR oscillators used for this device have fluctuation in frequency accuracy due to 
process variation. The fluctuation range of frequency accuracy can be reduced by configuring the trimming 
function. 
The frequency trimming setup has the following functions: 
   It can be configured the high-speed CR frequency...

 FUJITSU SEMICONDUCTOR LIMITED 
2.  High-Speed CR Trimming Function Configuration and Block Diagram 
This section explains the configuration and bloc k diagram of internal high-speed CR oscillator 
frequency trimming function. 
Figure 2-1 shows the block diagram of internal high-speed CR frequency trimming function. 
Figure 2-1 Block diagram of the High-speed CR Oscillator Timing Circuit 
 
CLKHC_divCLKHC
TRD
APB 
signal
APB
Interface
Multi Function Timer
Input Capture
High-speed CR OSC macro
High-speed...

FUJITSU SEMICONDUCTOR LIMITED 
3.  High-Speed CR Trimming Function Operation 
This section explains operation conducted by frequency trimming function of the internal 
high-speed CR oscillator. 
 Operation of high-speed CR oscilla tion frequency trimming function 
  Frequency trimming setup 
  The setup process writes a trimming data value to the Frequency Trimming Register (MCR_FTRM) to 
correct the misalignment of CR frequency  accuracy caused by process variation. 
 Register lock function 
Write...

 FUJITSU SEMICONDUCTOR LIMITED 
4.  High-Speed CR Trimming Function Setup Procedure Example 
This section provides an example of setting up frequency trimming function of the high-speed 
CR oscillator. 
 Frequency trimming setup 
Take the steps shown in the following  Figure 4-1 to set up frequency trimming. 
Figure 4-1 Frequency trimming setup 
 
End 
Lock the register 
MCR_RLR.TRMLCK = 0x000_0000 
Register settings 
MCR_FTRM.TRD 
Unlock the register 
MCR_RLR.TRMLCK = 0x1ACC_E554
  
Sta r t 
* Write...

 FUJITSU SEMICONDUCTOR LIMITED 
 How to calculate the frequency trimming data 
The following explains how to calculate the trimming data of high-speed CR oscillation. 
1.  Let Ytgt, a target oscillation frequency be 4M[Hz]. Let Xtrm be the TRD value at the time. 
2.  Let Xtrmmin be the initial value of the TRD bit - 20% value. Let Ymin[Hz] be the frequency at this 
time. 
3.  Let Xtrmmax be the initial value of the TRD bit + 20% value. Let Ymax[Hz] be the frequency at this 
time. 
4.  The following...