Home > Acer > Notebook > Acer Travelmate 7100 Service Guide

Acer Travelmate 7100 Service Guide

    Download as PDF Print this page Share this page

    Have a look at the manual Acer Travelmate 7100 Service Guide online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 720 Acer manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    							1-38Service Guide1.6.20 CD-ROM
    Table 1-31CD-ROM SpecificationsItemSpecificationVendor & model nameKYUSHU MATSHITA: UJDA110Internal CD-ROM/FDD hot-swappableNoBIOS auto-detect CD-ROM existenceYesBIOS support boot from CD drive featureYesPerformance specificationSpeed2100KB/sec(14X speed)Access time150msBuffer memory128kbyteInterfaceEnhanced IDE (ATAPI) compatible (communicate with
    system via system E-IDE channel 2)Applicable disc formatRed-Book, Yellow-Book, CD-ROM XA, CD-I, Bridge (Photo-
    CD, Video CD), CD-I, CD-I Ready, CD-G and Multi-session
    (Photo-CD, CD EXTRA)Loading mechanismDrawer type, manual load/releasePower RequirementPower supply voltage (V)51.6.21 Diskette Drive
    Table 1-32Diskette Drive SpecificationsItemSpecificationVendor & model nameMitsumi D353F2Internal FDD/CD-ROM hot-swappableNoBIOS auto-detect external FDD existenceYesExternal FDD hot-swappableYesFloppy Disk SpecificationsMedia recognition2DD (720K)2HD (1.2M, 3-mode)2HD (1.44M)Sectors / track91518Tracks808080Data transfer rate (Kbits/s)250300500500Rotational speed (RPM)300360360300Read/write heads2Encoding methodMFMPower RequirementInput Voltage+5V ± 10% 
    						
    							System Introduction1-391.6.22 Hard Disk Drive
    Table 1-33Hard Disk Drive SpecificationsItemSpecificationVendor & Model NameIBM DTCA-23240IBM DTCA-24090Drive FormatCapacity (GB)4.093.24Bytes per sector512512Logical heads1616Logical sectors6363Logical cylinders63047944Physical read/write heads4Disks2Rotational speed (RPM)40004000Performance SpecificationsBuffer size (KB)512512InterfaceATA-2ATA-2Data transfer rate (disk-buffer, Mbytes/s)6.47 ~ 10.456.47 ~ 10.45Data transfer rate (host-buffer, Mbytes/s)33.3 (Ultra DMA Mode-2)33.3 (Ultra DMA Mode-2)DC Power RequirementsVoltage tolerance (V)
    5 ± 5%1.6.23 Keyboard
    Table 1-34Keyboard SpecificationsItemSpecificationVendor & Model NameSMK KAS1902-
    0211R (English)SMK KAS1902-
    0232R (Germany)SMK KAS1902-0251R
    (Japanese)Total number of keypads84 keys85 keys88 keysWindows95 keysYes, (Logo key /
    Application key)Yes, (Logo key /
    Application key)Yes, (Logo key /
    Application key)External PS/2 keyboard hot plugYesInternal & external keyboard
    work simultaneouslyYesKeyboard automatic tilt featureYes
    The keyboard has the option of automatically tilting to a six-degree
    angle whenever you open the lid.  This feature is set by an keyboard
    automatic tilt latch on the rear side of the system unit. 
    						
    							1-40Service Guide1.6.24 Battery
    Table 1-35Battery SpecificationsItemSpecificationVendor & Model NameSony BTP-S31Battery GaugeYesBattery typeLi-IonCell capacity2700mAHCell voltage3.6VNumber of battery cell6-CellPackage configuration3 serial, 2 parallelPackage voltage10.8VPackage capacity58.3WHSecond batteryNo1.6.25 DC-DC Converter
    DC-DC converter generates multiple DC voltage level for whole system unit use, and offer charge
    current to battery.
    Table 1-36DC-DC Converter SpecificationsItemSpecificationVendor & Model NameAmbit T62.036.C.00Input voltage (Vdc)7 -19Short circuit protectionThe DC/DC converter shall be capable of withstanding a continuous short-
    circuit to any output without damage or over stress to the component, traces
    and cover material under the DC input 7~19 V from AC adapter or 18V from
    battery. It shall operate in shut down mode for the shorting of any de output
    pins.Output ratingBMCVCC(5V)P5VR(3.3V)P3VR(3.3V)P12VR(+12V)CHRGOUT(0 ~ 3.5A)Load range (w/load, A)0 ~ 0.50 ~ 2.50 ~ 30 ~ 0.50 ~ 4Load range (w/load, V)----0 ~ 13.5Voltage ripple + noise
    (max., mV)100100100100400 
    						
    							System Introduction1-411.6.26 DC-AC Inverter
    DC-AC inverter is used to generate very high AC voltage, then supply to LCD CCFT backlight use.
    The DC-AC inverter area should be void to touch while the system unit is turned on.
    Table 1-37DC-AC Inverter SpecificationsItemSpecificationVendor & Model NameAmbit T62-055.C.00Ambit T62-088.C.00Used LCD typeIBM ITSV50D (12.1” TFT)LG LP133X1 (13.3” TFT)Input voltage (V)7 ~ 197 ~ 19Output voltage (Vrms, with load)650 (typ.)650 (typ.)Output current (mArms, with load)2 ~ 52.5 ~ 51.6.27 AC Adapter
    Table 1-38AC Adapter SpecificationsItemSpecificationVendor & Model NameADP-45GB-C1Input RequirementsNominal voltages (V)90 - 264 Vac, single phaseNominal frequency (Hz)47 -63Inrush current (A) (cold start)50 (@115Vac), 100 (@230Vac)Efficiency84% (min., 115Vac) full loadOutput RatingsOutput voltage (V)+18Noise + Ripple (mV)300 mVp-pLoad (A)0 (min.), 2.5 (max.)Dynamic Output CharacteristicsTurn-on delay time2 sec (max., @ 115 Vac)Hold up time5 ms (min., @ 115 Vac input) full loadShort circuit protectionOutput can be shorted without damage (auto recovery)Dielectric Withstand VoltagePrimary to secondary3000 Vac (10mA for 1 second or 4242Vdc 10mA for 1 second)Leakage current.25mA (max. @254Vac 60Hz)Regulatory Requirements1.  CISPR 55022 and CISPR55014, class B (@230Vac and 115Vac) requirements. [Scandinavia]
    2.  FCC 47 CFR Part15, class B (115Vac) with 6db of margin. [USA] 
    						
    							1-42Service Guide1.7 System Block Diagrams
    1.7.1 System Functional Block Diagram“7100” System Block Diagram“7100” System Block Diagram
    MAIN BOARD.  Intel Tillamook/Deschutes MMO
      .  PCI IDE
    .  Intel 430TX Core Logic chipset 
      .  NS87338 Super I/O controller
    .  512KB L2 cache memory
      .  256KB PMU/System/Video BIOS
    .  32~128MB EDO/SDRAM memory
      .  6832 CardBus chip
    .  NeoMagic NMG4 VGA chip
      .  IBM IrDA/FIR
    .  2MB video memory
      .  DMI 2.0 with Intel LDCM
    Ext. Keyboard or  PS/2 Mouse
     6-pin
           25-pin
    15-pin
     9-pin
    ParallelPort
    CRTPort
    SerialPort
    DC-DCConverter
    DC-ACInverter
     12.1” SVGA TFT, 13.3” XGA TFT
      2.5” 12.7mmHDD  3.0GB+
    45wAC AdapterPri-Battery
    84/85-keyauto-tilt-upKeyboard
    10.8V 5500mAh Li-Ion3P3S (10w/cell) 3.6V/cell100V ~ 240VAuto-Switching
    Touchpad
    Swappable FDD,CD-ROM, removable3” HDD moduleSwappable FDD,CD-ROM, removable3” HDD module
    Charger
    68-pin
    Two CardBus
    Slots
       240-pin   Docking
       Line-in jackLine-out jack
    soDIMM x 232~128MBFigure 1-13System Functional Block Diagram 
    						
    							System Introduction1-431.7.2 System Bus Block Diagram970T SYSTEM BLOCK DIAGRAM
    430TXSYSTEM
     CONTROLLER
    HOST BUS
    L2 CACHE32KX32
    MD[0..63]MA[0..13]
    EDO/SDRAM2, 4, 8MX642 BANKS
    DIMCLK(60/66MHz)
    PCI BUS
    14.318MHz
    INTEL CPU
    CLOCK GEN. IMICS651
    HCLK(60/66MHz)PCICLK(30/33MHz)USB(48MHz)IDECD
    PIIX4
    PCI TO EIO BRG   IDE,USB, RTC
    USB
     VIDEO CTRL     NM2160
     CARDBUS CTRL PD6832 ZV
    DOCKING10 MbpsEthernet
    CRT
    LCD
    EIO BUS
    16 MHzSMC
     83C552
    24 MHz14.318MHz
    KBC80C51SL
    FlashBIOS
    AUDIONMA1
    SUPER I/O   NS388
    RTC
     32.768KHz
     SIO
    PIO
    FDD
    FIR
    KeyBoard, MouseTouch Pad
    MMO MODULEFigure 1-14System Bus Block Diagram 
    						
    							1-44Service Guide1.8 Environmental Requirements
    Table 1-39Environmental RequirementsItemSpecificationTemperatureOperating (ºC)+5 ~ +35Non-operating(ºC)(unpacked)-10 ~ +60Non-operating(ºC)(storage package)-20 ~ +60HumidityOperating (non-condensing)20% ~ 80%Non-operating (non-condensing)
    (unpacked)20% ~ 80%Non-operating (non-condensing) (storage
    package)20% ~ 90%Operating Vibration (sine mode)Operating5 -25.6Hz, 0.38mm;  25.6 -250Hz, 0.5GSweep rate> 1 minute / octaveNumber of test cycles2 / axis (X,Y,Z)Non-operating Vibration (unpacked/sine mode)Non-operating5 -27.1Hz, 0.6G;  27.1 -50Hz, 0.016”;  50 -500Hz, 2.0GSweep rate> 0.5 minutes / octaveNumber of text cycles4 / axis (X,Y,Z)Non-operating Vibration (packed/sine mode)Non-operating5 -62.6Hz, 0.51mm;  62.6 -500Hz, 4GSweep rate> 0.5 minutes / octaveNumber of text cycles4 / axis (X,Y,Z)ShockNon-operating (unpacked)40G peak, 11±2ms, half-sineNon-operating (packed)50G peak, 11±2ms, half-sineAltitudeOperating10,000 feetNon-operating40,000 feetESDAir discharge8kV (no error)
    12.5kV (no restart error)
    15kV (no damage)Contact discharge4kV (no error)
    6kV (no restart error)
    8kV (no damage) 
    						
    							System Introduction1-451.9 Mechanical Specifications
    Table 1-40Mechanical SpecificationsItemSpecificationWeight (includes battery and FDD)
       12.1 TFT SVGA LCD and 12.5mm HDD
       Adapter3.3 kgs (7.2 lbs)
    230 g (0.52 lb)Dimensions
       round contour
       main footprint297~313mm x 233~240mm x 50~53mm
    11.7” x 9.1” x 2” 
    						
    							C  h  a  p  t  e  r        2 C  h  a  p  t  e  r        2
    Major Chips DescriptionMajor Chips Description2-1This chapter discusses the major components.
    2.1 Major Component List
    Table 2-1Major Chips ListComponentVendorDescriptionPIIX4IntelMMONM2160NeoMagicFlat Panel Video AcceleratorNMA1NeoMagicAudio chip87C552PhilipsSingle-chip 8-bit controller for SMC
    (System Management Controller)NS87338NS (National Semiconductor)Super I/O controllerCL-PD6832Cirrus LogicPCI-to-CardBus Host AdapterT62.036.C.00AmbitDC-DC ConverterT62.088.C.00
    T62.055.C.00AmbitDC-AC Inverter 
    						
    							2-2Service Guide2.2 Intel PIIX4
    PIIX4 is a multi-function PCI device that integrates many system-level functions.
    PCI to ISA/EIO Bridge
    PIIX4 is compatible with the PCI Rev 2.1 specification, as well as the IEEE 996 specification for the
    ISA (AT) bus. On PCI, PIIX4 operates as a master for various internal modules, such as the USB
    controller, DMA controller, IDE bus master controller, distributed DMA masters, and on behalf of
    ISA masters. PIIX4 operates as a slave for its internal registers or for cycles that are passed to the
    ISA or EIO buses. All internal registers are positively decoded.
    PIIX4 can be configured for a full ISA bus or a subset of the ISA bus called the Extended IO (EIO)
    bus. The use of the EIO bus allows unused signals to be configured as general purpose inputs and
    outputs. PIIX4 can directly drive up to five ISA slots without external data or address buffering. It
    also provides byte-swap logic, I/O recovery support, wait-state generation, and SYSCLK
    generation. X-Bus chip selects are provided for Keyboard Controller, BIOS, Real Time Clock, a
    second microcontroller, as well as two programmable chip selects.
    PIIX4 can be configured as either a subtractive decode PCI to ISA bridge or as a positive decode
    bridge. This gives a system designer the option of placing another subtractive decode bridge in the
    system (e.g., an Intel 380FB Dock Set).
    IDE Interface (Bus Master capability and synchronous DMA Mode)
    The fast IDE interface supports up to four IDE devices providing an interface for IDE hard disks
    and CD ROMs.
    Each IDE device can have independent timings. The IDE interface supports PIO IDE transfers up
    to 14 Mbytes/sec and Bus Master IDE transfers up to 33 Mbytes/sec. It does not consume any ISA
    DMA resources.  The IDE interface integrates 16x32-bit buffers for optimal transfers.
    PIIX4’s IDE system contains two independent IDE signal channels. They can be electrically isolated
    independently, allowing for the implementation of a “glueless” Swap Bay. They can be configured
    to the standard primary and secondary channels (four devices) or primary drive 0 and primary drive
    1 channels (two devices).  This allows flexibility in system design and device power management.
    Compatibility Modules (DMA Controller, Timer/Counters, Interrupt Controller)
    The DMA controller incorporates the logic of two 82C37 DMA controllers, with seven independently
    programmable channels. Channels [0:3] are hardwired to 8-bit, count-by-byte transfers, and
    channels [5:7] are hardwired to 16-bit, count-by-word transfers. Any two of the seven DMA
    channels can be programmed to support fast Type-F transfers. The DMA controller also generates
    the ISA refresh cycles.
    The DMA controller supports two separate methods for handling legacy DMA via the PCI bus. The
    PC/PCI protocol allows PCI-based peripherals to initiate DMA cycles by encoding requests and
    grants via three PC/PCI REQ#/GNT# pairs. The second method, Distributed DMA, allows reads
    and writes to 82C37 registers to be distributed to other PCI devices. The two methods can be
    enabled concurrently. The serial interrupt scheme typically associated with Distributed DMA is also
    supported. 
    						
    All Acer manuals Comments (0)

    Related Manuals for Acer Travelmate 7100 Service Guide