Home > Motorola > Portable Radio > Motorola Astro Xts5000 Detailed 6881094c31 E Manual

Motorola Astro Xts5000 Detailed 6881094c31 E Manual

    Download as PDF Print this page Share this page

    Have a look at the manual Motorola Astro Xts5000 Detailed 6881094c31 E Manual online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 249 Motorola manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    							November 16, 20066881094C31-E
    3-22Theory of Operation: VOCON Board
    3.2.2.2  Static RAM (SRAM) U403
    The static RAM (SRAM) IC U403 is an asynchronous, 1 MB, CMOS device that is capable of 70 ns 
    access speed. It is supplied with 1.8 volts. The SRAM has its 19 address lines and 16 data lines 
    connected to the EIM of the Patriot IC through the Address(23:0) and Data(15:0) busses.
    The SRAM has an active-high chip select CS2 that is tied directly to the 1.8 V supply and an active-
    low chip select CS1 that is connected to the EIM CS2_N pin (test point CS2). When the SRAM CS1 
    pin is not asserted, the SRAM is in standby mode, which reduces current consumption.
    Two other control signals from the EIM that change the mode of the SRAM are the read/write signal, 
    R/W, and the output enable signal, OE. The R/W of the EIM is connected to the SRAM EN_WE pin 
    (test point R_W), while the OE signal from the EIM is connected to the SRAM EN_OE pin. The 
    SRAM is in read mode when the EN_WE pin is not asserted and the EN_OE pin is asserted. The 
    SRAM is in write mode when the EN_WE pin is asserted, regardless of the state of the EN_OE pin.
    The other SRAM pins are the lower-byte enable pin LB and the upper-byte enable pin UB. These 
    pins are used to determine which byte (LB controls data lines 0-7 and UB controls data lines 8-15) is 
    being used when there is a read or a write request from the Patriot IC. The LB pin is controlled by the 
    EIM EB1_N signal, while the UP pin is controlled by the EB0_N signal.
    3.2.2.3  FLASH Memory U402
    The Flash memory IC is an 8 MB CMOS device with simultaneous read/write or simultaneous read/
    erase operation capabilities with 70 ns access speed. It is supplied with 1.8 volts. The Flash memory 
    has its 22 address lines and 16 data lines connected to the EIM of the Patriot IC through the 
    Address(23:0) and Data(15:0) busses. The Flash memory contains host firmware, DSP firmware, 
    and codeplug data with the exception of the tuning values that reside on the transceiver boards 
    serial EEPROM. The Flash memory IC is not field repairable.
    The RESET_OUT of the Patriot IC is at a GPIO voltage logic level. Components D401 and R401 are 
    used to convert the voltage down to a 1.8 V logic level, and this 1.8 V reset signal is fed to the Flash 
    RESET pin. When this pin is asserted (active low logic), the Flash is in reset mode. In this mode, the 
    internal circuitry powers down, and the outputs become high-impedance connections.
    The Flash active-low chip select pin, EN_CE, is connected to the active-low CS0_N pin (CS0 test 
    point) of the EIM. When the EN_CE is not asserted, the Flash is in standby mode, which reduces 
    current consumption.
    Several other active-low control pins determine what mode the Flash memory is in: the address valid 
    pin ADV (ADV test point) that is connected to the EIM LBA_N signal, the output enable pin EN_OE 
    that is connected to the EIM OE_N signal, and the write enable pin EN_WE that is connected to the 
    EIM EB1_N signal. For read mode, the ADV and EN_OE pins are asserted while the EN_WE pin is 
    not asserted. When the EN_WE is asserted and the EN_OE pin is unasserted, the Flash operates in 
    the write mode.
    Figure 3-9 illustrates the EIM and memory ICs block diagram. 
    						
    							6881094C31-ENovember 16, 2006
    Theory of Operation: VOCON Board3-23
    Figure 3-9.  Patriot EIM and Memory Block Diagram
    Dual-Core
    Processor
    U401Flash
    U402
    SRAM
    U403
    RESET_OUT
    LBA_N
    CS0_N
    EB1_N
    OE_N
    A(23:0)
    D(15:0)
    EB0_N
    CS2_N
    RW_NVoltage
    TranslatorRESET
    ADV
    EN_CE
    EN_WE
    EN_OE
    A(22:0)
    D(15:0)
    A(18:0)
    D(15:0)
    EN_OE
    LB
    UB
    CS1
    EN_WE
    CSO
    A(23:1)
    A(19:1)
    CS2
    R_W
    MAEPF-27414-A 
    						
    							November 16, 20066881094C31-E
    3-24Theory of Operation: VOCON Board
    3.2.3 Audio and Power
    The audio and power section contains the following components:
    • GCAP II IC U501
    • 5 V regulator U505
    • 1.55 V regulator (NNTN4717 VOCON board only)
    • Audio pre-amplifier U502
    • Audio power amplifier U503
    • EEPOT U509
    • MAKO IC U501 (for kit NNTN5567A)
    •VSW1 Driver IC Q502 (for kit NNTN5567A)
    The GCAP II IC contains a CODEC, amplification, filtering and multiplexing capability for receive and 
    transmit audio, voltage regulators, an analog-to-digital converter (ADC), and a real-time clock (RTC). 
    The GCAP II IC is programmed by the Patriot IC.
    On NNTN5567, the audio and power supply functionality is carried out by the MAKO IC U501. It 
    supplies all of the voltages used on the VOCON board with its voltage regulators. It also has 
    microphone audio amplifiers, multiplexing capability for receive and transmit audio, switching 
    between internal and accessory microphones, switching between internal and external speaker, 
    filtering, and the audio CODEC. The MAKO IC also has an analog/digital converter (ADC). The 
    MAKO IC is programmed by the Patriot IC.
    The audio pre-amplifier and the audio power amplifier condition the received audio signal before 
    being routed to the speaker. The dual EEPOT sets the gain of the microphone signal. These devices 
    are programmed by the Patriot IC.
    On NNTN5567, the audio pre-amplifier and audio PA are integrated into the MAKO IC. The pre-
    amplifier and PA condition the received signal from the analog output of the MAKO IC CODEC 
    before the audio is routed to the internal/external speaker. The microphone gain stages are also 
    integrated into the MAKO IC. The microphone gain stages, audio pre-amplifier, and PA are 
    programmed by the dual-core processor.
    NOTE:Refer to Table 8-2, “List of VOCON Schematics and Board Overlays,” on page 8-1 for a listing 
    of audio and power-related schematics that will aid in the following discussion.
    3.2.3.1  GCAP II IC U501
    The GCAP II IC is a mixed-signal (analog and digital) IC that provides control, audio, and voltage 
    regulation functionality. It comes in a 100-pin, ball-grid array (BGA) package with 0.8 mm pitch solder 
    balls. The GCAP II IC is supplied with switched battery voltage GCAP_B+ (R581).
    3.2.3.1.1  Voltage Regulation
    The GCAP II IC contains several voltage regulators that are used in the design of the VOCON board: 
    VSW1, VSW2, and V2. The VSW1 regulator is a programmable switching regulator that uses the 
    switched battery voltage as its input on pin PSRC1. The output voltage of VSW1 (R502) is 
    programmable by the Patriot IC U401 through the SPI bus. The initial output of VSW1 is 3.2 volts, 
    which is then programmed to 3.8 volts. The VSW1 voltage is supplied to the RF Interface connector 
    P201 pin 15 and to the input pins of the VSW2 and V2 regulators. 
    						
    							6881094C31-ENovember 16, 2006
    Theory of Operation: VOCON Board3-25
    The VSW2 regulator is a SPI programmable switching regulator that uses VSW1 as its input on pin 
    PSRC2. The initial output of VSW2 (R501) is 2.2 volts, which is then programmed to 1.875 volts 
    (referred to as 1.8 volts throughout this document). The VSW2 voltage is supplied to the Patriot IC 
    (core voltage and the EIM voltage), the SRAM U403, the Flash memory U402, and the display 
    module connector J301 (1.8 V display interface only for the NTN9564 VOCON kit).
    The V2 regulator is a SPI programmable linear regulator that uses VSW1 as its input on pin VIN2. 
    The initial output of V2 (R560) is 2.775 volts, which is then programmed to 3 volts for the NTN9564, 
    NNTN4563, and NNTN4819 VOCON boards, and 2.9 volts for the NNTN4717 VOCON board. The 
    V2 voltage is supplied to the Patriot IC (I/O ring - SPI, BBP, SAP, UART, GPIO, etc.), the Flipper IC 
    U301, the EEPOT U509, the display module connector J301, and the many discrete components 
    that interface with the Patriot IC and the Flipper IC.
    3.2.3.1.2  MCU Interface
    The GCAP II IC has a four-wire, SPI connection to the Patriot IC (SPI B). The SPI B clock is 
    connected to the SPI_CLK pin (test point SCKB). The SPI B MOSI line is connected to the SPI_DW 
    pin (test point MOSIB). The SPI B MISO line is connected to the SPI_DR pin (test point MISOB). The 
    GCAP SPI B chip-select signal is connected to the CE pin (R539). Through this interface, the Patriot 
    IC can program the voltage regulators, the CODEC, the transmit and receive audio filters and 
    amplifiers, as well as read information from the ADC and the real-time clock.
    The GCAP II IC has an 8-bit ADC with general-purpose six channels and four voltage-monitoring 
    channels. The six general-purpose analog-to-digital (A/D) channels are assigned to monitor volume 
    (AD5); the three-position toggle switch from the universal connector J101 (AD1); the emergency, 
    monitor, and side buttons (AD0); the battery status line (AD2); the board type indicator (AD3); and 
    the board identification voltage (AD4). Battery voltage is also monitored by the ADC. The Patriot IC 
    activates and reads the A/D values through the SPI bus.
    The real-time clock (RTC) module of the GCAP II IC consists of several counters to determine 
    elapsed time. The Patriot IC reads the RTC registers through the SPI bus. The RTC is supplied with 
    voltage from a backup lithium rechargeable battery (LI_CELL) and a 32.768 kHz clock signal from 
    the Flipper IC to the GCAP II IC XTAL1 pin.
    3.2.3.1.3  Audio Circuitry
    A 13-bit CODEC, internal to the GCAP II IC and programmable by the Patriot IC through the SPI bus, 
    converts microphone audio into a digital bit stream for processing by the DSP. The CODEC also 
    converts receive audio data that was processed by the DSP into an analog audio signal for 
    amplification to a speaker. The CODEC interfaces to the DSP through the 4-wire SAP bus. The 
    CODEC clock, which is 520 kHz (for the NTN9564, NNTN4563, and NNTN4819 VOCON boards) or 
    256 kHz (for the NNTN4717 VOCON board) is supplied to the DCLK pin. The CODEC 8 kHz 
    CODEC frame synchronization signal is supplied to the FSYNC pin. The CODEC transmit data 
    signal is on the TX pin, while the CODEC receive data signal is on the RX pin. For the CODEC to 
    operate with those clock and frame sync signals, a 13 MHz clock (R302), generated by the Flipper 
    IC, is supplied to the GCAP CLK_IN pin.
    The GCAP II IC contains internal amplification, filtering, and multiplexing functionality for both 
    receive and transmit audio. These functions are Patriot IC-programmable through the SPI bus. The 
    input for the internal microphone audio (R540) is the MICIN_NEG pin, while the input for the external 
    microphone audio (R566) is the AUX_MIC_NEG pin. The output for the speaker audio is the 
    EXTOUT pin (C533). 
    						
    							November 16, 20066881094C31-E
    3-26Theory of Operation: VOCON Board
    3.2.3.2  5 V Regulator U505
    The 5 V regulator uses UNSW_B+ as its input voltage. The Flipper IC WDI line controls the 
    regulators SHUTDOWN pin. The 5 V supply (R503) is used by the Flipper IC U301, audio pre-
    amplifier U502, microphone bias circuitry (R531 and R563), Flipper IC protection diodes, bi-
    directional voltage translators, battery data-line isolation circuitry, and ESD protection circuitry.
    3.2.3.3  1.55 V Regulator
    The 1.55 V regulator is made up of the following components: U508, Q503, R598, R507, R508, 
    R509, R512, R599, C576, C565, C512, C580, and C567 (check the NNTN4717 VOCON board BOM 
    for part values and placement). This circuit uses VSW1 to bias the regulator while VSW2 sources the 
    current. This voltage is used by the dual-core processor U401 for its core voltage and clock amplifier. 
    The 1.55 V regulator is only instantiated on the NNTN4717 VOCON board.
    3.2.3.4  Audio Pre-Amplifier U502
    The audio pre-amplifier U502 is a single-package, 5-pin, op-amp supplied with 5 volts. This pre-amp 
    stage provides a fixed gain, which is selected by the components R551 and R537. The input (U502 
    pin 4) of stage is the EXTOUT pin from the GCAP II IC, while the output (U502 pin 1) of this stage 
    goes to the audio PA.
    3.2.3.5  Audio Power Amplifier U503
    The audio power amplifier (PA) U503 consists of two BTL amplifiers, complementary outputs, and 
    control logic. Each of the amplifiers has a fixed gain—the external audio PA gain is set by 
    components R553 and R554, while the internal audio PA gain is set by components R549 and R550. 
    The MODE pin (U503 pin 4) voltage determines the operation of the amplifier. That voltage is 
    controlled by the Patriot IC GPIO lines AUDIO_PA_EN (to Q505) and AUDIO_MODE_SEL (to 
    Q506). Table 3-4 describes how the Patriot IC GPIO lines configure the audio PA.
    The SELECT pin (U503 pin 6) is used to switch the audio path between internal and external 
    speaker. The voltage on that pin is determined by the EXT_SPKR_SEL line from the Patriot IC and 
    the Q505 transistor. When the voltage at the SELECT pin is high (B+), the audio is routed to the 
    internal speaker lines. When the voltage at the SELECT pin is low (V_select < 0.5V), the audio is 
    routed to the external speaker lines.Table 3-4.  Audio PA Status
    AUDIO_PA_ENAUDIO_MODE_SELAudio PA StatusMODE Voltage
    0 0 Standby V_Mode > 7 V
    0 1 Mute 1.5 V < V_Mode < 6 V
    1 0 On V_Mode < 0.5 V
    1 1 On V_Mode < 0.5 V 
    						
    							6881094C31-ENovember 16, 2006
    Theory of Operation: VOCON Board3-27
    3.2.3.6  EEPOT U509
    The EEPOT is a digitally programmable potentiometer with 256 taps and a total resistance of 
    50 kohms. This 10-pin package contains two independent potentiometers, one for each microphone 
    line. The EEPOT resistance values are programmed by the Patriot IC GPIOs EEPOT_INC* (U509 
    pin 9) and EEPOT_U_D* (U509 pin 2). The EEPOT_INC* signal increments the resistance value up 
    or down, which depends on the EEPOT_U_D* signal. The EEPOT_CS* line (U509 pin 10) is 
    asserted when the internal microphone gain is being changed. Similarly, the EEPOT_CS_XST* 
    (U509 pin 1) is asserted for external microphone gain changes. The EEPOT is supplied with voltage 
    from the GCAP II V2 regulator.
    3.2.3.7  MAKO IC U501 (for NNTN5567)
    The MAKO IC is a mixed-signal IC that provides control, clock generation, digital support, audio, and 
    voltage regulation functionality. It comes in a 176-pin, ball-grid array (BGA) package with 0.8mm 
    pitch solder balls. The MAKO IC is supplied with switched battery voltage SW_B+. 
    3.2.3.7.1  Voltage Regulation
    The MAKO IC contains all of the regulators that are used in the design of the VOCON board: VSW1, 
    VSW2, V_2.9, V1.55, V1.875, and VCC5. VSW1 is a programmable switching regulator controlled 
    by the MAKO IC on pin SW1_SUMCOMP_DL, while the current is sourced by a driver Q501 using 
    the switched battery voltage (SW_B+). The switching frequency of VSW1 (R511) is programmable 
    by the dual-core processor through the SPI bus. The VSW1 voltage is supplied to the to the input pin 
    of MAKOs VSW2 regulator (pin SW2_VCCS).
    The VSW2 regulator is a SPI programmable switching regulator. The initial and programmed output 
    of VSW2 (C515) is 2.3 volts. The VSW2 voltage is used internal to the MAKO IC to supply the 1.875 
    volt (V1.875) and 1.55 volt (V1.55) linear voltage regulators. The V1.875 voltage is supplied to the 
    dual-core processor U401 (EIM voltage), SRAM U403, and Flash memory U402. The V1.55 voltage 
    (R518) is supplied to the dual-core processor U401 (core voltage).
    The V_2.9 volt regulator is a linear regulator within the MAKO IC that used VSW1 as its input. The 
    initial output of V_2.9 is 2.775 volts, which is then programmed to 2.9 volts by the dual-core 
    processor via the SPI bus. The V_2.9 voltage is supplied to the dual-core processor (I/O ring - SPI, 
    BBP, SAP, UART, GPIO, etc.), the display module connector P301, and the many discrete 
    components that interface with the dual-core processor and the MAKO IC.
    3.2.3.7.2  MCU Interface
    The MAKO IC has a four-wire, SPI connection to the dual-core processor (SPI B). The SPI B clock is 
    connected to the SPI_CLK pin (TP_SCKB). The SPI B MOSI line is connected to the SPI_DI pin 
    (TP_MOSIB). The SPI B MISO line is connected to the SPI_DO pin (TP_MISOB). The MAKO SPI B 
    chip-select signal is connected to the SPI_CS pin (TP_MAKO_CE). Through this interface, the dual-
    core processor can program the voltage regulators, the CODEC, the transmit and receive audio 
    filters and amplifiers, digital support multiplexing, and read information from the ADC.
    The MAKO IC has a 10-bit ADC with eight general-purpose channels and two voltage-monitoring 
    channels. Five out of the eight general-purpose channels are assigned to the display backlight 
    button on the control head (ATOD_2), the monitor volume (ATOD_1), the two-position toggle switch 
    (ATOD_3), the OPT_SEL_IN (ATOD_8), and board type ID (ATOD_5). The other three general 
    purpose channels are unused. Battery voltage is also monitored by the ADC. The dual-core 
    processor reads the ADC values through the SPI bus. 
    						
    							November 16, 20066881094C31-E
    3-28Theory of Operation: VOCON Board
    3.2.3.7.3  Audio Circuitry
    A16-bit CODEC is integrated into the MAKO IC and programmable by the dual-core processor 
    through the SPI bus. The CODEC converts microphone audio data into a digital bit stream for 
    processor by the DSP and converts receive audio data that was processed by the DSP into an 
    analog audio signal for amplification to a speaker. The CODEC interfaces to the DSP through the 4- 
    wire SAP bus. The CODEC clock, which is 512kHz, is generated by the MAKO IC and supplied on 
    the VC_DCLK pin (R572). The CODEC 8 kHz frame synchronization signal is generated by the 
    MAKO IC and supplied on the VC_FSYNC pin (R573). The CODEC transmit data signal is on the 
    VC_TX3V pin and the CODEC receive data signal is on the VC_RX pin. For the MAKO IC to 
    generate the clock and frame sync signals, a 24.576 MHz crystal Y502 is supplied to the XOUT and 
    XIN pins.
    The MAKO IC contains internal amplification (digital and analog), filtering, and multiplexing 
    functionality for both receive and transmit audio. These functions are programmable by the dualcore 
    processor through the SPI bus. The input for the internal microphone audio (C555) is the 
    INT_MIC_P pin, while the input for the external microphone audio (C554) is the EXT_MIC_P pin.
    The differential output for the internal speaker is the INT_SPKR_P pin and INT_SPKR_M pin. The 
    differential output for the external speaker is the EXT_SPKR_P pin (C205) and EXT_SPKR_M pin 
    (C206).
    3.2.3.7.4  Regulator
    The 5 V regulator is internal to the MAKO IC and uses SW_B+ as its input voltage at pin V08_I 
    (R517). The 5 V supply (C519) is used by the bi-directional voltage translators integrated into the 
    MAKO IC, the MAKO IC protection diodes, and the ESD protection circuitry.
    The 1.55 V regulator (programmable through the SPI bus) is integrated into the MAKO IC. This 
    regulator uses VSW2 to source the current. The 1.55 V supply (R518) is used by the dual-core 
    processor U401 for it core voltage and clock amplifier.
    3.2.3.7.5  Audio Pre-Amplifier
    The audio pre-amplifier is integrated into the MAKO IC. The pre-amplifiers supply voltage and gain 
    are programmable and controlled by the dual-core processor through the SPI bus. The input to the 
    pre-amplifier is routed from the internal gain stages within the MAKO IC. The differential output of the 
    pre-amplifier is the VC_OUT_P pin (R597) and VC_OUT_M pin (R598).
    3.2.3.7.6  Audio Power Amplifier
    The audio power amplifier, supplied by SW_B+, is integrated into the MAKO IC U501. The audio PA 
    is a programmable BTL type and is controlled by the dual-core processor through the SPI bus. The 
    operational state of the PA, as well as selecting between the internal and external audio path, is 
    controlled by the dual-core processor via the SPI bus.
    The differential input to the audio PA comes from a low-pass filter (R597, R598, C590, C565, and 
    C564) at the output of the audio pre-amplifier. 
    3.2.4 Interface Support
    The interface support section consists of the following:
    • Flipper IC U301
    • ESD protection circuitry
    • MAKO IC U501 (for NNTN5567)
    • Universal connector interface circuitry 
    						
    							6881094C31-ENovember 16, 2006
    Theory of Operation: VOCON Board3-29
    The Flipper IC contains a USB transceiver, switching logic between RS232 and boot data path, One-
    Wire side connector support, and several clock generators. The Flipper IC is programmed by the 
    Patriot IC.
    ESD protection devices include zener diodes and low-capacitance ESD suppressors.
    Side connector interface circuitry includes current-limiting resistors and noise-suppressing shunt 
    capacitors.
    3.2.4.1  Flipper IC U301
    See Figure 8-64, “NTN9564B VOCON Flipper Circuit,” on page 8-98 for schematic details of the 
    following discussion.
    The Flipper IC U301 is an application-specific, integrated circuit (ASIC) device designed for the XTS-
    radio product line. The Flipper IC is contained in a 64-pin µBGA package with 0.8 mm pitch solder 
    balls. The Flipper IC is supplied with 5 volts and the processor’s GPIO voltage, and it uses the 
    16.8 MHz clock (C307) as its master clock. The Flipper IC is programmable by the Patriot IC through 
    the SPI bus.
    The Flipper IC supports many functions including the radio side connector interface, bi-directional 
    logic level translation, boot data path control, USB transceiver, One-Wire option detect support, 
    watchdog timer, 32 kHz oscillator with CMOS output, 13 MHz reference generation for the GCAP II 
    IC, and SSI clock and frame sync generator.
    3.2.4.1.1  Side Connector Interface, Logic Level Translation, and Boot Data Path Control
    The Flipper IC facilitates the interface to the radios side connector. Some of the side connector lines 
    are at 5 V logic levels, so the Flipper IC converts those lines to GPIO voltage logic levels to interface 
    to the Patriot IC, as well as the encryption module. These lines include the SB9600 bus busy line 
    LH_BUSY (TP207), the RS 232 CTS (TP208) and RTS (TP209) lines, the RS232 data-out line 
    (TP210), and the RS232 data-in line (TP211). The SB9600 data line uses an external, bi-directional, 
    voltage translation circuit that includes Q303, D301, R325, R326, and R327.
    Another function that the Flipper IC provides with these lines is boot data path control. The boot data 
    path is as follows: boot data-in is multiplexed onto the RS232 data-out line while the boot data-out is 
    multiplexed with the SB9600 data line. This alternate data path is used only to Flash code into a 
    radio for the first time. The Patriot IC, through the SPI bus, controls this feature.
    3.2.4.1.2  USB Transceiver
    The USB transceiver, internal to the Flipper IC, is capable of transmitting and receiving serial data at 
    a rate of 12 megabits per second. The differential USB data comes from the side connector, through 
    the 22-ohm resistors R252 and R253 and the isolation switch Q301, and then to the USB_DPLUS 
    and USB_DMINUS pins on the Flipper IC. The USB receive interface from the Flipper IC to the 
    Patriot IC is as follows: USB_DPLUS routed to USB_VPI, USB_DMINUS routed to USB_VMI_RXD, 
    and the differential decoded data is output at the URXD_RTS pin and goes to the Patriot IC URTS1 
    pin.
    The USB transmitter is enabled when the USB_SUSP and USB_TXENAB signals are both driven 
    low by the Patriot IC. The single-ended data is output from the Patriot IC on the UTXD1 pin and goes 
    to the Flipper TXD_USB_VPO pin. The data is driven out differentially on the USB_DPLUS and 
    USB_DMINUS pins, which go to the side connector. The Patriot IC sends the single-ended zero 
    signal from pin PC0_USB_VMOUT to the Flipper IC USB_FSEZ pin. 
    						
    							November 16, 20066881094C31-E
    3-30Theory of Operation: VOCON Board
    When a USB cable is detected, the USB_DIS pin (Q302 pin 2) goes high. This controls the isolation 
    switch Q301 so that the data that is on those lines are routed to the USB transceiver. If a USB cable 
    is not detected, the USB_DIS pin is low and the USB transceiver on the Flipper IC is isolated from 
    the side connector. This isolation is done primarily because the RS232 data lines are 5 V lines, so 
    the switch protects the transceiver since it operates at a lower voltage, and the USB data lines to the 
    side connector also act as the RS232 lines.
    On the NNTN4717 VOCON board, the USB transceiver on the Flipper IC is not used. Instead, a 
    discrete USB transceiver U310 is used. This transceiver is provided with 5 V and 2.9 V. The 5 V 
    powers an internal 3.3 V voltage regulator on the transceiver, which is used as the voltage for the 
    USB data pins D+ an D- as well as the VPU pin. The 2.9 V is used by the remaining pins as they 
    interface to the dual-core processor U401.
    3.2.4.1.3  One-Wire Support
    New options and accessories that attach to the side connector are identified by the Patriot IC using 
    the One-Wire protocol. The Option Select 2 pin on the side connector also serves as the One-Wire 
    data pin (R218). This signal is connected to the ONE_WIRE_OPT pin. This pin is connected to the 
    Patriot IC One-Wire bus ONE_WIRE_UP through an internal isolation switch controlled by a Patriot 
    IC GPIO line to the Flipper IC ONE_WIRE_EN_X pin. This isolation is needed to prevent possible 
    contention on the One-Wire bus when a smart battery is attached to the radio.
    These new accessories are to ground pin 10, CTS (TP208), of the side connector. When this occurs, 
    the Flipper IC pin KVL_USB_DET_X is asserted and the Patriot IC detects the change. The Patriot 
    IC then asserts the ONE_WIRE_EN_X pin on the Flipper IC to connect the side connector One-Wire 
    line to the Patriot IC One-Wire bus. In the case of the USB cable, the Patriot IC reads the One-Wire 
    data from the cable and, upon determining that a USB cable is attached, programs the Flipper IC for 
    USB mode.
    3.2.4.1.4  Watchdog Timer
    The Flipper IC monitors the position of the radios On/Off switch on the BP_SEN_X pin, and that 
    signal is located on Q508 pin 3. If the voltage on pin 3 is ground, then the radio is turned on. If the 
    voltage on pin 3 is 3 volts, then the radio is off. When the radio is turned off, a counter inside the 
    Flipper IC begins incrementing. That counter can be refreshed by the Patriot IC through the SPI bus. 
    This is done so that the software has enough time to complete its tasks before the power is taken 
    away from the Patriot IC. If the counter is not refreshed by the time the count is complete, the Flipper 
    IC pin WD_OUT goes low, which shuts down the GCAP II voltage regulators. During normal radio 
    operation, WD_OUT should be high (V2 regulated voltage).
    3.2.4.1.5  32 kHz Oscillator and CMOS output
    The 32 kHz oscillator circuitry uses a separate voltage supply pin (VDD3_XTL) than the other 3-V 
    portions of the Flipper IC. This 32 kHz clock is used by the GCAP II RTC module to keep track of 
    time. The VDD3_XTS pin is supplied with the backup lithium (Li) rechargeable battery voltage 
    LI_CELL. The oscillator circuitry is internal to the Flipper IC, and the 32.768 kHz crystal Y301 and 
    additional load capacitors C308 and C309 are located next to the IC.
    The output of the 32 kHz oscillator is an LI_CELL voltage (approximately 3 volts peak-to-peak), 
    32.768 kHz square wave on pin REF32_OUT. This clock goes to two destinations: the Patriot IC 
    CKIL pin (32 kHz test point) as a square wave and the GCAP II IC XTAL1 pin (C306) as a sine wave. 
    Components C306 and C313 are used to filter the square wave into a sine wave before the signal 
    goes to the GCAP II IC. 
    						
    							6881094C31-ENovember 16, 2006
    Theory of Operation: VOCON Board3-31
    3.2.4.1.6  13 MHz Reference Generation for GCAP II
    The 13 MHz reference is required by the GCAP II IC for the CODEC time base and the SSI clock 
    generator module internal to the Flipper IC. A phase locked loop (PLL) is used to generate the 
    13 MHz using the 16.8 MHz clock, which is provided to the Flipper IC REF_16_IN pin (C307). An 
    external RC loop filter network, consisting of R301, C301, and C302, is connected to the PLL_LFT 
    pin.
    The 13 MHz reference output pin, REF_13_OUT, is conditioned by the RC network of R302 and 
    C303. The signal at REF_13_OUT is a 3-V peak-to-peak square wave, and the RC filter produces a 
    lower-level triangle wave that is suitable for the GCAP II IC.
    The 13 MHz reference is disabled as the Flipper IC powers up. The 13 MHz reference is enabled by 
    the Patriot IC through the SPI bus, and, during normal radio operation, this signal should be present.
    3.2.4.1.7  SSI Clock and Frame Sync Generator
    The Flipper IC generates the SSI clock and frame sync signals for the SAP bus used by the Patriot 
    IC, GCAP II IC, and encryption module. These signals are generated from the 13 MHz reference. 
    The SSI clock output pin is labeled SSI_CLK, and the frequency is 520 kHz. The SSI frame sync 
    output pin is FRSYNC, and the frequency is 8 kHz. These signals are not active when the Flipper IC 
    comes out of reset, so they are programmed by the Patriot IC through the SPI bus.
    The Flipper IC provides four 16-bit TDM slots per frame on the SAP bus. The first slot (slot 0) begins 
    immediately after the frame sync pulse, and this slot is used by the GCAP II IC. The SEC_SS_X pin 
    is active for the first 8 bits of the second slot (slot 1). This signal is used by the encryption module to 
    synchronize its input and output to the SSI frame. The other two slots are reserved for possible 
    design additions in the future.
    On the NNTN4717 VOCON board, the Flipper IC is not programmed to generate the SSI clock, SSI 
    frame sync signal, or the secure slave select signal (SEC_SS_X); the dual-core processor U401 
    generates these signals.
    3.2.4.2  MAKO IC U501 (for NNTN5567)
    The digital-support functions are performed by the MAKO IC. The MAKO IC is contained in a 176- 
    pin BGA with 0.8mm pitch solder balls. The MAKO IC is supplied with three clocks. It is supplied with 
    a 16.8 MHz clock from the transceiver board. It uses a 32.768 kHz crystal to boot up the dualcore 
    processor and for the real-time clock. It also uses a 24.576 MHz crystal to generate the SAP clock 
    and frame synchronization signals.
    The MAKO IC includes that one-wire option detect support, watchdog timer, and the radios universal 
    (accessory) side connector interface. It also monitors the position of the on/off switch in order to 
    control the power-up/power-down sequence.
    3.2.4.2.1  Side Connector Interface, Logic Level Translation, and Boot Data Path Control
    For kit NNTN5567A the LH Data bidirectional translation is performed internal to the Mako IC and 3V 
    logic level is on Mako pin SB96D_BDO_KF_3V.
    3.2.4.2.2  USB Transceiver
    In kit NNTN5567A, the USB transceiver is internal to MAKO IC U501, and is capable of transmitting 
    and receiving serial data at a rate of 12 megabits per second. The differential USB data comes from 
    the side connector, through the 27-ohm resistors R252 and R253 and then to the USB1_DP and 
    USB1_DM pins on U501. The data will then go through some interfacing and multiplexing internal to 
    the transceiver for 6-wire USB operation and onto the output pins. The USB receive interface 
    through the transceiver to the dual core processor is as follows: DP routed to USB_VPI, DM routed 
    to URXD1_USB_VMI, and the differentially decoded data is output on URTS1_XRXD pin. 
    						
    All Motorola manuals Comments (0)

    Related Manuals for Motorola Astro Xts5000 Detailed 6881094c31 E Manual