Acer Aspire 6530 Service Guide
Have a look at the manual Acer Aspire 6530 Service Guide online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 720 Acer manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.
Chapter 4141 0x7C Initialize the hardware interrupt vectors from 08 to 0F and from 70h to 77H. Also set the interrupt vectors from 60h to 66H to zero.LBT Core 0x41 ROM Pilot Init LBT Core 0x4B Initialize QuietBoot if it is installed. Enable both keyboard and timer interrupts (IRQ0 and IRQ1). If your POST tasks require interrupts off, preserve them with a PUSHF and CLI at the beginning and a POPF at the end. If you change the PIC, preserve the eLBT Core 0xDE Initialize and UNDI ROM (fro remote flash) LBT Core 0xC6 Initial and install console for UCR LBT Core 0x4E Display copyright notice. LBT Core 0xD4 Get CPU branding string LBT Core 0x50 Display CPU type and speed LBT Core 0xC9 pretask before EISA init LBT Core 0x51 EISA Init LBT Core 0x5A Display prompt Press F2 to enter SETUP LBT Core 0x5B Disable CPU cache. LBT Core 0x5C Test RAM between 512K and 640K. LBT Core 0x60 Determine and test the amount of extended memory available. Determine if memory exists by writing to a few strategic locations and see if the data can be read back. If so, perform an address-line test and a RAM test on the memory. Save the total extendedLBT Core 0x62 The amount of memory available. This test is dependent on the processor, since the test will vary depending on the width of memory (16 or 32 bits). This test will also use A20 as the skew address to prevent corruption of the system memory.LBT Core 0x64 Jump to UserPatch1. LBT Core 0x66 Set cache registers to their CMOS values if CMOS is valid, unless auto configuration is enabled, in which case load cache registers from the Setup default table.LBT Core 0x68 Enable external cache and CPU cache if present. Configure non-cacheable regions if necessary.LBT Core 0x6A Display external cache size on the screen if it is non-zero. LBT Core 0x6C Display shadow message LBT Core 0xCA post EISA init LBT Core 0x70 Check flags in CMOS and in the TrustedCore data area for errors detected during POST. Display error messages on the screen.LBT Core 0x72 Check status bits to see if configuration problems were detected. If so, display error messages on the screen.LBT Core 0x4F Initialize MultiBoot. Allocate memory for old and new MultiBoot history tables.LBT Core 0xCD Reclaim console vector after HW vectors initialized. LBT Core 0x7D Initialize Intelligent System Monitoring. LBT Core POST CodeFunctionPhaseComponent
142Chapter 4 0x7E The Coprocessor initialization test. Use the floating point instructions to determine if a coprocessor exists instead of the ET bit in CR0.LBT Core 0xC1 Check Boot Type (Server BIOS) LBT Core 0x80 Disable onboard COM and LPT ports before testing for presence of external I/O devices.LBT Core 0xCA Redirect Int 15h to enable target board to use remote keyboard (PICO BIOS).LBT Core 0x88 Initialize interrupt controller. LBT Core 0x81 Run late device initialization routines. LBT Core 0x87 Initialize motherboard configurable devices. LBT Core 0x85 Display any ESCD read errors and configure all PnP ISA devices.LBT Core 0x82 Test and identify RS232 ports. LBT Core 0x84 Test and identify parallel ports. LBT Core 0x86 Initialize onboard I/O and BDA according to CMOS and presence of external devices.LBT Core 0x83 Configure Fisk Disk Controller. LBT Core 0xCE Initialize digitizer device and display installed message if successful.LBT Core 0x89 Enable non-maskable interrupts. LBT Core 0x8C Initialize both of the floppy disks and display an error message if failure was detected. Check both drives to establish the appropriate diskette types in the TrustedCore data areaLBT Core 0xCB Redirect Int 13h to Memory Technologies Devices such as ROM, RAM, PCMCIA, and serial disk (PICO BIOS).LBT Core 0xCD Remap I/O and memory address space for PCMCIA (PICO BIOS).LBT Core 0x90 Initialize hard-disk controller. If the CMOS ram is valid and intact, and fixed disks are defined, call the fixed disk init routine to initialize the fixed disk system and take over the appropriate interrupt vectors.LBT Core 0x8B Setup interrupt vector and present bit in Equipment byte. LBT Core 0x95 1. Check CMOS for CD-ROM drive present 2. Activate the drive by checking for media present 3. Check sector 11h (17) for Boot Record Volume Descriptor 4. Check the boot catalog for validity 5. Pick a boot entry 6. Create a Specification PacketLBT Core 0x92 Jump to UserPatch2. LBT Core 0xB6 If password on boot is enabled, a call is made to Setup to check password. If the user does not enter a valid password, Setup does not return.LBT Core 0x98 Search for option ROMs. Rom scan the area from C800h for a length of BCP_ROM_Scan_Size (or to E000h by default) on every 2K boundary, looking for add on cards that need initialization.LBT Core 0x93 Build the MPTABLE for multi-processor boards LBT Core POST CodeFunctionPhaseComponent
Chapter 4143 0xD9 IPMI late init LBT Core 0x9C Set up Power Management. Initiate power -management state machine.LBT Core 0xC7 Late note dock init LBT Core 0x9E Enable hardware interrupts LBT Core 0xA0 Setup time tick for current date/time LBT Core 0xA2 Setup Numlock indicator. Display a message if key switch is locked.LBT Core 0xA4 Initialize typematic rate LBT Core 0xDB StrongROM Test LBT Core 0xE2 OEM security key test LBT Core 0xC2 Write PEM errors. LBT Core 0xBA Initialize the SMBIOS header and sub-structures. LBT Core 0xC3 Display PEM errors. LBT Core 0xA8 Overwrite the Press F2 for Setup prompt with spaces, erasing it from the screen.LBT Core 0xAA Scan the key buffer to see if the F2 key was struck after keyboard interrupts were enabled. If an F2 keystroke is found, set a flag.LBT Core 0xE1 Start Periodic Timer (TC Subscribe) LBT Core 0xAC Check if Enter SETUP is pressed. LBT Core 0x8F Count the number of ATA drives in the system and update the number in bdaFdiskcount.LBT Core 0x91 Configure the local bus IDE timing register based on the drives attached to it.LBT Core 0x9F Check the total number of Fast Disks (ATA and SCSI) and update the bdaFdiskCount.LBT Core 0xD7 Check if FirstWare HPA exists LBT Core 0xAE Clear ConfigFailedBit and InPostBit in CMOS. LBT Core 0xB0 Check for errors and decide if needs to run Setup. LBT Core 0xB2 Change status bits in CMOS and/or the TrustedCore data area to reflect the fact that POST is complete.LBT Core 0xB5 Fade out OEM Logo or post string LBT Core 0xC5 End hotkey detection (Server BIOS) LBT Core 16 0xBE If BCP option is enabled, clear the screen before booting. LBT Core 0xB6 If password on boot is enabled, a call is made to Setup to check password. If the user does not enter a valid password, Setup does not return.LBT Core 0xBC Clear parity-error latch LBT Core 0xB7 Initialize ACPI BIOS. LBT Core 0x9B Enable CPU management (Geyserville I) LBT Core 0xBD Display Boot First menu if MultiBoot is installed and hotkey pressed.LBT Core 0xBF Check virus and backup reminders. LBT Core 0x97 Create pointer to MP table in Extended BDA. LBT Core POST CodeFunctionPhaseComponent
144Chapter 4 0x99 Check support status for Self-Monitoring Analysis Reporting Technology (disk-failure warning).LBT Core 0xB1 Unload ROM Pilot LBT Core 0xDD Perform remote flash if requested LBT Core 0xC7 If UCR redirection is installed, remove display manager and unhook INT10LBT Core 0XDF Shutdown the PXE UNDI code LBT Core 0xB3 Store enhanced CMOS values in non-volatile area LBT Core 0xE4 Last Legacy BIOS Task before hand off to UEFI/DXE LBT Core 0xB9 Clear all screen graphics before booting. bootLegacy Core 0xC0 INT19 entry for legacy boot bootLegacy Core 0xEF Invalid AP # SDXE Core 0xEF Non-Yohna and non-Modem class CPU found for SDXE (getTSCFreq)SDXE Core 0xEE AP cannot synch BSP in SDXE (syncWithBSP) SDXE Core 0xEE BSP cannot synch w/ AP in SDXE (syncWithAP) SDXE Core POST CodeFunctionPhaseComponent
Chapter 5145 Jumper and Connector Locations Top View Chapter 5
Chapter 2147 Clearing Password Check and BIOS Recovery This section provide you the standard operating procedures of clearing password and BIOS recovery for Aspire 6530. Aspire 6530 provide one Hardware Open Gap on main board for clearing password check, and one Hotkey for enabling BIOS Recovery. Clearing Password Check Hardware Open Gap Description Steps for Clearing BIOS Password Check If users set BIOS Password (Supervisor Password and/or User Password) for a security reason, BIOS will ask the password during systems POST or when systems enter to BIOS Setup menu. However, once it is necessary to bypass the password check, users need to short the HW Gap to clear the password by the following steps: •Power Off a system, and remove HDD, AC and Battery from the machine. •Open the back cover of the machine, and find out the HW Gap on M/B as picture. •Use an electric conductivity tool to short the two points of the HW Gap. •Plug in AC, keep the short condition on the HW Gap, and press Power Button to power on the system till BIOS POST finish. Then remove the tool from the HW Gap. •Restart system. Press F2 key to enter BIOS Setup menu. •If there is no Password request, BIOS Password is cleared. Otherwise, please follow the steps and try again. NOTE: The steps are only for clearing BIOS Password (Supervisor Password and User Password). ItemDescriptionLocation G1 and G2 Clear CMOS Jumper HDD bay
148Chapter 5 BIOS Recovery by Crisis Disk BIOS Recovery Boot Block: BIOS Recovery Boot Block is a special block of BIOS. It is used to boot up the system with minimum BIOS initialization. Users can enable this feature to restore the BIOS firmware to a successful one once the previous BIOS flashing process failed. BIOS Recovery Hotkey: The system provides a function hotkey: Fn+Esc, for enable BIOS Recovery process when system is powered on during BIOS POST. To use this function, it is strongly recommended to have the AC adapter and Battery present. If this function is enabled, the system will force the BIOS to enter a special BIOS block, called Boot Block. Steps for BIOS Recovery by Crisis Disk: Before doing this, one Crisis Disk should be prepared ready in hand. The Crisis Disk could be made by executing the Crisis Disk program in another system with Windows XP OS. Follow the steps below: 1.Power Off failed system. 2.Attach a USB floppy drive to the failed system. 3.Insert the Crisis Disk in to the USB floppy drive attached to the BIOS flash failed system. 4.In the power-off state, press and hold Fn+Esc then press the Power button. The system powers on and the Crisis BIOS Recovery process begins. BIOS Boot Block begins restoring the BIOS code from the Crisis floppy disk to BIOS ROM on the failed systems. When the Crisis flash process is finished, the system restarts with a workable BIOS. 5.Update to the latest version BIOS for the system using the regular BIOS flashing process.
Chapter 6149 FRU (Field Replaceable Unit) List This chapter gives you the FRU (Field Replaceable Unit) listing in global configurations of Aspire 6530. Refer to this chapter whenever ordering for parts to repair or for RMA (Return Merchandise Authorization). Please note that WHEN ORDERING FRU PARTS, you should check the most up-to-date information available on your regional web or channel. For whatever reasons a part number change is made, it will not be noted on the printed Service Guide. For ACER AUTHORIZED SERVICE PROVIDERS, your Acer office may have a DIFFERENT part number code from those given in the FRU list of this printed Service Guide. You MUST use the local FRU list provided by your regional Acer office to order FRU parts for repair and service of customer machines. NOTE: To scrap or to return the defective parts, you should follow the local government ordinance or regulations on how to dispose it properly, or follow the rules set by your regional Acer office on how to return it. Chapter 6
150Chapter 6 Aspire 6530 Exploded Diagrams Main Module ItemDescriptionPart No.ItemDescriptionPart No. 1 Middle Cover 42.ASR07.001 5 Thermal Unit 60.AVB07.003 2 Upper Case Assy 60.AVB07.001 6 HDD2 Cover 42.AVB07.001 3 Lower Case Assy 60.AVL07.001 7 SD Dummy TBD 4 Base Cover 42.ASR07.002 8 ExpressCard Dummy42.ASR07.003