Home > Acer > Notebook > Acer Aspire One Model Nav Service Guide

Acer Aspire One Model Nav Service Guide

    Download as PDF Print this page Share this page

    Have a look at the manual Acer Aspire One Model Nav Service Guide online for free. It’s possible to download the document as PDF or print. UserManuals.tech offer 720 Acer manuals and user’s guides for free. Share the user manual or guide on Facebook, Twitter or Google+.

    							Chapter 4121
    POST Code Reference Tables
    These tables describe the POST codes and components of the POST process. 
    Sec:
    NO_EVICTION_MODE_DEBUG EQU 1 (CommonPlatform\sec\Ia32\SecCore.inc)
    Memory:
    DEBUG_BIOS equ 1 (Chipset\Alviso\MemoryInitAsm\IA32\IMEMORY.INC)
    CodeDescription
    0xC2 MTRR setup
    0xC3 Enable cache
    0xC4 Establish cache tags
    0xC5 Enter NEM, Place the BSP in No Fill mode, set CR0.CD = 1, CR0.NW = 0.
    0xCF Cache Init Finished
    CodeDescription
    0xA0 First memory check point
    0x01 Enable MCHBAR
    0x02 Check for DRAM initialization interrupt and reset fail
    0x03 Verify all DIMMs are DDR or DDR2 and unbuffered
    0x04 Detect an improper warm reset and handle
    0x05 Detect if ECC SO-DIMMs are present in the system
    0x06 Verify all DIMMs are single or double sided and not asymmetric
    0x07 Verify all DIMMs are x8 or x16 width
    0x08 Find a common CAS latency between the DIMMS and the MCH
    0x09 Determine the memory frequency and CAS latency to program
    0x10 Determine the smallest common TRAS for all DIMMs
    0x11 Determine the smallest common TRP for all DIMMs
    0x12 Determine the smallest common TRCD for all DIMMs
    0x13 Determine the smallest refresh period for all DIMMs
    0x14 Verify burst length of 8 is supported by all DIMMs
    0x15 Determine the smallest tWR supported by all DIMMs
    0x16 Determine DIMM size parameters
    0x17 Program the correct system memory frequency
    0x18 Determine and set the mode of operation for the memory channels
    0x19 Program clock crossing registers
    0x20 Disable Fast Dispatch
    0x21 Program the DRAM Row Attributes and DRAM Row Boundary registers
    0x22 Program the DRAM Bank Architecture register
    0x23 Program the DRAM Timing & and DRAM Control registers
    0x24 Program ODT
    0x25 Perform steps required before memory init
    0x26 Program the receive enable reference timing control register
    Program the DLL Timing Control Registers, RCOMP settings 
    						
    							122Chapter 4
    BDS & Specific action:
    0x27 Enable DRAM Channel I/O Buffers
    0x28 Enable all clocks on populated rows
    0x29 Perform JEDEC memory initialization for all memory rows
    0x30 Perform steps required after memory init
    0x31 Program DRAM throttling and throttling event registers
    0x32 Setup DRAM control register for normal operation and enable
    0x33 Enable RCOMP
    0x34 Clear DRAM initialization bit in the SB
    0x35 Initialization Sequence Completed, program graphic clocks
    0x43 Program Thermal Throttling
    CodeDescription
    0x00 Report the legacy boot is happening
    0x12 Wake up the Aps
    0x13 Initialize SMM Private Data and relocate BSP SMBASE
    0x21 PC init begin at the stage1
    0x27 Report every memory range do the hard ware ECC init
    0x28 Report status code of every memory range
    0x50 Get the root bridge handle
    0x51 Notify pci bus driver starts to program the resource
    0x58 Reset the host controller
    0x5A IdeBus begin initialization
    0x79 Report that the remote terminal is being disabled
    0x7A Report that the remote terminal is being enabled
    0x90 Keyboard reset
    0x91 USB Keyboard disable
    0x92 Keyboard detection
    0x93 Report that the usb keyboard is being enabled
    0x94 Clear the keyboard buffer
    0x95 Init Keyboard
    0x98 Mouse reset
    0x99 Mouse disable
    0x9A Detect PS2 mouse
    0x9B Report that the mouse is being enabled
    0xB8 Peripheral removable media reset (ex: IsaFloppy, USB device)
    0xB9 Peripheral removable media disable
    0xBB Peripheral removable media enable
    0xE4 Report Status Code here for DXE_ENTRY_POINT once it is available
    0xF8 Report that ExitBootServices () has been called
    0xF9 Runtime driver set virtual address map
    CodeDescription 
    						
    							Chapter 4123
    Each PEIM entry point used in 80_PORT
    Each Driver entry point used in 80_PORT
    CodeDescription
    0x00
    0x01 PEI_EVENT_LOG
    0xA1 PEI_OEM_SERVICE
    0xA2 PEI_SIO_INIT
    0xA3 PEI_MONO_STATUS_CODE
    0xA4 PEI_CPU_IO_PCI_CFG
    0x06 PEI_CPU_IO
    0x07 PEI_PCI_CFG
    0xA5 PEI_CPU_PEIM
    0xA6 PEI_PLATFORM_STAGE1
    0xA7 PEI_VARIABLE
    0xA8 PEI_SB_INIT
    0x0C PEI_CAPSULE
    0xAA PEI_PLATFORM_STAGE2
    0xAC PEI_SB_SMBUS_ARP_DISABLED
    0x0F PEI_HOST_TO_SYSTEM
    0x40 PEI_MEMORY_INIT
    0x41 PEI_S3_RESUME
    0xAD PEI_CLOCK_GEN
    0xAB PEI_OP_PRESENCE
    0xAE PEI_FIND_FV
    0x16 PEI_H2O_DEBUG_IO
    0x17 PEI_H2O_DEBUG_COMM
    0x16~0x1F PEI_RESERVED
    0x20~0x2E PEI_OEM_DEFINED
    0xAF PEI_DXE_IPL
    CodeDescription
    0x30 RESERVED
    0xB6 DXE_CRC32_SECTION_EXTRACT
    0xB8 SCRIPT_SAVE
    0xB9 ACPI_S3_SAVE
    0xBA SMART_TIMER
    0xBB JPEG_DECODER
    0xBC PCX_DECODER
    0xBE HT_CPU / MP_CPU
    0xBF LEGACY_METRONOME
    0xC0 FTWLITE
    0xC1 RUN_RIME
    0xC2 MONOTONIC_COUNTER
    0xC3 WATCH_DOG_TIMER 
    						
    							124Chapter 4
    0xC4 SECURITY_STUB
    0xC5 DXE_CPU_IO
    0xC6 CF9_RESET
    0xC7 PC_RTC
    0xC8 STATUS_CODE
    0xC9 VARIABLE 
    EMU_VARIABLE
    0xD9 DXE_CHIPSET_INIT
    0x45 DXE_ALERT_FORMAT
    0xD6 PCI_HOST_BRIDGE
    0xD7 PCI_EXPRESS
    0xD5 DXE_SB_INIT
    0xDA IDE_CONTROLLER
    0xDB SATA_CONTROLLER
    0xDD
    0xE7SB_SM_BUS
    ISA_ACPI_DRIVER
    0xE8 ISA_BUS
    0xE9 ISA_SERIAL
    0xED BUS_PCI_UNDI
    0xEC PCI_BUS
    0xF6 BOOT_PRIORITY
    0xF7 FVB_SERVICE
    0xF8 ACPI_PLATFORM
    0xFB PCI_HOT_PLUG
    0xFC DXE_PLATFORM
    0xFD PLATFORM_IDE
    0x97 SMBIOS
    0x98 MEMORY_SUB_CLASS
    0x99 MISC_SUB_CLASS
    0x82 CON_PLATFORM
    0x83 SAVE_MEMORY_CONFIG
    0x84 ACPI_SUPPORT
    0x85 CON_SPLITTER_UGA_VGA / CON_SPLITTER
    0x88 VGA_CLASS
    0x89 DATA_HUB
    0x60 DISK_IO
    0x8B MEMORY_TEST
    0x62 CRISIS_RECOVERY
    0x8D LEGACY_8259
    0x8E LEGACY_REGION
    0x8F LEGACY_INTERRUPT
    0x70 BIOS_KEYBOARD
    0x71 BIOS_VEDIO
    CodeDescription 
    						
    							Chapter 4125
    0x72 MONITER_KEY
    0x73 LEGACY_BIOS
    0x75 LEGACY_BIOS_PLATFORM
    0x76 PCI_PLATFORM
    0x6C ISA_FLOOPY
    0x6D PS2_MOUSE
    0x6E USB_BOT
    0x6F USB_CBI0
    0x74 USB_MOUSE
    0xFA SETUP_UTILITY
    0x90 FW_BLOCK_SERVICE
    0x78 SMM_USB_LEGACY
    0x86 GRAPHICS_CONSOLE
    0x87 TERMINAL
    0x8A DATA_HUB_STD_ERR
    0x7C FAT
    0x7D PARTITION
    0x7E ENGLISH
    0x7F FRENCH
    0x9E HII_DATABASE
    0x9F OEM_SETUP_BROWSER
    0x8C OEM_BADGING_SUPPORT
    0xF9 SETUP_MOUSE
    0x72 MONITOR_KEY
    0xBD PLATFORM_BDS
    0x8D RESERVED
    0x8E RESERVED
    0x8F RESERVED
    0xA0 DXE_H2O_DEBUG_IO
    0xB3 DXE_TPM_TCG
    0xB4 DXE_TPM_PHYSICAL_PRESENCE
    0xB7 DXE_OEM_SERVICE
    0x9B DXE_ SECURITY_HDD_PASSWORD_SERVICE
    0xA9 DXE_LAN_IDER_CONTROLLER
    0x9C DXE_ SECURITY_SYSTEM_PASSWORD_SERVICE
    0x9D DXE_ SECURITY_ PASSWORD_CONSOLE
    0xCB DXE_ DATA_HUB_RECORD_POLICY
    0xB5 DXE_TPM_DRIVER
    0x11 CHINESE
    0xB0 JAPANESE
    0xB1 DXE_UNICODE_COLLACTION
    CodeDescription 
    						
    							126Chapter 4
    Each SmmDriver entry point used in 80_PORT
    CodeDescription
    0xD4 SMM_ACCESS
    0xDE SMM_CONTROL
    0xCC SMM_BASE
    0xD2 SMM_RUNTIME
    0xDF SB_SMM_DISPATCH
    0xD0 SMM_THUNK
    0xCA SMM_ACPI_SW_CHILD
    0xFE SMM_PLATFORM
    0xD8 SMM_GMCH_MBI
    0x90 SMM_FW_BLOCK_SERVICE
    0x91 SMM_VARIABLE
    0x92 SMM_IHISI
    0x93 SMM_INT15_MICROCODE
    0x94 SMM_PNP
    0x95 SMM_INIT_PPM
    0xD3 SMM_OEM_SERVICE 
    						
    							Chapter 5127
    Jumper and Connector Locations
    Mainboard Top View
    ItemDescription
    SW1 NAV50 Power Button
    LED1 NAV50 Power LED
    PJP1 AC-IN Jack
    JP3 SIM Connector
    JLVDS1 LCD Connector
    JP18 LED/B Connector
    JP23 NAV60 Power/B Connector
    JKB1 Internal Keyboard Connector
    JP11 T/P Connector
    JP2 Bridge/B Connector
    JBT1 B/T connector
    Chapter 5 
    						
    							128Chapter 5
    Mainboard Bottom View
    ItemDescription
    PJP2 Battery Connector
    JCRT1 CRT Connector
    JUSB1 USB Connector
    JUSTB2 USB Connector
    JHDD1 HDD Connector
    JDIM1 WWAN Connector
    JP12 FAN Connector
    JDIM1 RAM Connector 
    						
    							Chapter 5129
    Button Board
    ItemDescription
    SW1 T/P Left Button
    SW2 T/P Right Button 
    						
    							130Chapter 5
    LED Board
    ItemDescription
    LED1 Power/Suspend LED
    LED2 Battery LED
    LED3 Media LED
    LED4 Num LED
    LED5 Cap LED
    LED6 WWAN/WLAN LED
    LED7 BT LED 
    						
    All Acer manuals Comments (0)

    Related Manuals for Acer Aspire One Model Nav Service Guide